Idioma: Inglés
Publicado por CBS Publishers & Distributors Pvt Ltd, India, 2020
ISBN 10: 9387964949 ISBN 13: 9789387964945
Librería: Majestic Books, Hounslow, Reino Unido
EUR 8,28
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. pp. 304.
Idioma: Inglés
Publicado por CBS Publishers & Distributors Pvt Ltd, India, 2020
ISBN 10: 9387964949 ISBN 13: 9789387964945
Librería: Books Puddle, New York, NY, Estados Unidos de America
EUR 14,36
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. pp. 304.
Idioma: Inglés
Publicado por CBS Publishers & Distributors Pvt Ltd, India, 2020
ISBN 10: 9387964949 ISBN 13: 9789387964945
Librería: Biblios, Frankfurt am main, HESSE, Alemania
EUR 8,42
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. pp. 304.
Idioma: Inglés
Publicado por CBS Publishers & Distributors Pvt Ltd, India, 2020
ISBN 10: 9387964949 ISBN 13: 9789387964945
Librería: Romtrade Corp., STERLING HEIGHTS, MI, Estados Unidos de America
EUR 24,32
Cantidad disponible: 5 disponibles
Añadir al carritoCondición: New. Brand New. Soft Cover International Edition. Different ISBN and Cover Image. Priced lower than the standard editions which is usually intended to make them more affordable for students abroad. The core content of the book is generally the same as the standard edition. The country selling restrictions may be printed on the book but is no problem for the self-use. This Item maybe shipped from US or any other country as we have multiple locations worldwide.
Idioma: Inglés
Publicado por CBS Publishers & Distributors Pvt Ltd, India, 2020
ISBN 10: 9387964949 ISBN 13: 9789387964945
Librería: SMASS Sellers, IRVING, TX, Estados Unidos de America
EUR 25,18
Cantidad disponible: 5 disponibles
Añadir al carritoCondición: New. Brand New, Softcover edition. This item may ship from the US or our Overseas warehouse depending on your location and stock availability.
Librería: Ria Christie Collections, Uxbridge, Reino Unido
EUR 117,33
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. In.
Librería: Chiron Media, Wallingford, Reino Unido
EUR 114,68
Cantidad disponible: 10 disponibles
Añadir al carritoPF. Condición: New.
Librería: GreatBookPricesUK, Woodford Green, Reino Unido
EUR 117,32
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
Librería: GreatBookPrices, Columbia, MD, Estados Unidos de America
EUR 132,97
Cantidad disponible: 1 disponibles
Añadir al carritoCondición: New.
Librería: GreatBookPrices, Columbia, MD, Estados Unidos de America
EUR 134,79
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
Librería: GreatBookPricesUK, Woodford Green, Reino Unido
EUR 124,20
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
Librería: Books Puddle, New York, NY, Estados Unidos de America
EUR 146,08
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New.
EUR 146,72
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. pp. 184.
Librería: Ria Christie Collections, Uxbridge, Reino Unido
EUR 142,13
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. In.
Librería: Revaluation Books, Exeter, Reino Unido
EUR 154,38
Cantidad disponible: 2 disponibles
Añadir al carritoHardcover. Condición: Brand New. 167 pages. 9.75x6.75x0.50 inches. In Stock.
Librería: preigu, Osnabrück, Alemania
EUR 95,25
Cantidad disponible: 5 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. High-Level Verification | Methods and Tools for Verification of System-Level Designs | Sudipta Kundu (u. a.) | Taschenbuch | xiii | Englisch | 2014 | Springer | EAN 9781493901012 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
Librería: AHA-BUCH GmbH, Einbeck, Alemania
EUR 112,77
Cantidad disponible: 1 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-level design. While a major goal of these high-level languages is to enable verification at a higher level of abstraction, allowing early exploration of system-level designs, the focus so far for validation purposes has been on traditional testing techniques such as random testing and scenario-based testing. This book focuses on high-level verification, presenting a design methodology that relies upon advances in synthesis techniques as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL.
Librería: AHA-BUCH GmbH, Einbeck, Alemania
EUR 112,77
Cantidad disponible: 2 disponibles
Añadir al carritoBuch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-level design. While a major goal of these high-level languages is to enable verification at a higher level of abstraction, allowing early exploration of system-level designs, the focus so far for validation purposes has been on traditional testing techniques such as random testing and scenario-based testing. This book focuses on high-level verification, presenting a design methodology that relies upon advances in synthesis techniques as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL.
Librería: GreatBookPricesUK, Woodford Green, Reino Unido
EUR 175,60
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: As New. Unread book in perfect condition.
Librería: Mispah books, Redhill, SURRE, Reino Unido
EUR 165,92
Cantidad disponible: 1 disponibles
Añadir al carritoPaperback. Condición: Like New. Like New. book.
Librería: GreatBookPrices, Columbia, MD, Estados Unidos de America
EUR 198,79
Cantidad disponible: 1 disponibles
Añadir al carritoCondición: As New. Unread book in perfect condition.
Librería: GreatBookPricesUK, Woodford Green, Reino Unido
EUR 197,40
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: As New. Unread book in perfect condition.
Librería: Mispah books, Redhill, SURRE, Reino Unido
EUR 187,72
Cantidad disponible: 1 disponibles
Añadir al carritoHardcover. Condición: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
Librería: GreatBookPrices, Columbia, MD, Estados Unidos de America
EUR 221,24
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: As New. Unread book in perfect condition.
Librería: Basi6 International, Irving, TX, Estados Unidos de America
EUR 93,41
Cantidad disponible: 10 disponibles
Añadir al carritoCondición: Brand New. New. US edition. Print on demand title. Delivery takes 20-25 days.
Librería: Brook Bookstore On Demand, Napoli, NA, Italia
EUR 86,24
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: new. Questo è un articolo print on demand.
Librería: Brook Bookstore On Demand, Napoli, NA, Italia
EUR 86,24
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: new. Questo è un articolo print on demand.
Idioma: Inglés
Publicado por SPRINGER NATURE Mai 2011, 2011
ISBN 10: 1441993584 ISBN 13: 9781441993588
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
EUR 106,99
Cantidad disponible: 2 disponibles
Añadir al carritoBuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-level design. While a major goal of these high-level languages is to enable verification at a higher level of abstraction, allowing early exploration of system-level designs, the focus so far for validation purposes has been on traditional testing techniques such as random testing and scenario-based testing. This book focuses on high-level verification, presenting a design methodology that relies upon advances in synthesis techniques as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL. 167 pp. Englisch.
Idioma: Inglés
Publicado por Springer New York Okt 2014, 2014
ISBN 10: 149390101X ISBN 13: 9781493901012
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
EUR 106,99
Cantidad disponible: 2 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-level design. While a major goal of these high-level languages is to enable verification at a higher level of abstraction, allowing early exploration of system-level designs, the focus so far for validation purposes has been on traditional testing techniques such as random testing and scenario-based testing. This book focuses on high-level verification, presenting a design methodology that relies upon advances in synthesis techniques as well as on incremental refinement of the design process. These refinements can be done manually or through elaboration tools. This book discusses verification of specific properties in designs written using high-level languages, as well as checking that the refined implementations are equivalent to their high-level specifications. The novelty of each of these techniques is that they use a combination of formal techniques to do scalable verification of system designs completely automatically. The verification techniques presented in this book include methods for verifying properties of high-level designs and methods for verifying that the translation from high-level design to a low-level Register Transfer Language (RTL) design preserves semantics. Used together, these techniques guarantee that properties verified in the high-level design are preserved through the translation to low-level RTL. 184 pp. Englisch.
Librería: moluna, Greven, Alemania
EUR 92,27
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Offers industry practitioners already involved with high-level synthesis an invaluable reference to high-level verificationUses a combination of formal techniques to do scalable verification of system designs completely automaticallyPresents.