Librería: SpringBooks, Berlin, Alemania
Original o primera edición
EUR 33,78
Cantidad disponible: 1 disponibles
Añadir al carritoHardcover. Condición: As New. 1. Auflage. Unread, like new. Immediately dispatched from Germany.
Idioma: Inglés
Publicado por LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3848401452 ISBN 13: 9783848401451
Librería: moluna, Greven, Alemania
EUR 41,67
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
Idioma: Inglés
Publicado por LAP Lambert Academic Publishing, 2012
ISBN 10: 3848401452 ISBN 13: 9783848401451
Librería: preigu, Osnabrück, Alemania
EUR 43,30
Cantidad disponible: 5 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. High-Performance and Low-Power Network on Chip Switch | Network on Chip | Rabab Ezz-Eldin (u. a.) | Taschenbuch | Englisch | LAP Lambert Academic Publishing | EAN 9783848401451 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu.
Librería: Ria Christie Collections, Uxbridge, Reino Unido
EUR 114,40
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. In.
Librería: Ria Christie Collections, Uxbridge, Reino Unido
EUR 114,40
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. In.
Idioma: Inglés
Publicado por LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3848401452 ISBN 13: 9783848401451
Librería: Mispah books, Redhill, SURRE, Reino Unido
EUR 114,23
Cantidad disponible: 1 disponibles
Añadir al carritoPaperback. Condición: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
Librería: Books Puddle, New York, NY, Estados Unidos de America
EUR 141,31
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. pp. 141.
Librería: Books Puddle, New York, NY, Estados Unidos de America
EUR 141,33
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. pp. 300.
Librería: Revaluation Books, Exeter, Reino Unido
EUR 148,01
Cantidad disponible: 2 disponibles
Añadir al carritoPaperback. Condición: Brand New. reprint edition. 164 pages. 9.25x6.10x0.37 inches. In Stock.
Librería: Revaluation Books, Exeter, Reino Unido
EUR 149,90
Cantidad disponible: 2 disponibles
Añadir al carritoHardcover. Condición: Brand New. 9.25x6.25x0.50 inches. In Stock.
Librería: preigu, Osnabrück, Alemania
EUR 95,15
Cantidad disponible: 5 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. Analysis and Design of Networks-on-Chip Under High Process Variation | Rabab Ezz-Eldin (u. a.) | Taschenbuch | xxi | Englisch | 2019 | Springer | EAN 9783319798370 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
Idioma: Inglés
Publicado por Springer International Publishing, Springer International Publishing, 2019
ISBN 10: 3319798375 ISBN 13: 9783319798370
Librería: AHA-BUCH GmbH, Einbeck, Alemania
EUR 106,99
Cantidad disponible: 1 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.
Idioma: Inglés
Publicado por Springer International Publishing, 2015
ISBN 10: 3319257641 ISBN 13: 9783319257648
Librería: AHA-BUCH GmbH, Einbeck, Alemania
EUR 106,99
Cantidad disponible: 1 disponibles
Añadir al carritoBuch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.
Librería: Brook Bookstore On Demand, Napoli, NA, Italia
EUR 86,24
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: new. Questo è un articolo print on demand.
Librería: Brook Bookstore On Demand, Napoli, NA, Italia
EUR 86,24
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: new. Questo è un articolo print on demand.
Idioma: Inglés
Publicado por LAP Lambert Academic Publishing, 2012
ISBN 10: 3848401452 ISBN 13: 9783848401451
Librería: AHA-BUCH GmbH, Einbeck, Alemania
EUR 49,59
Cantidad disponible: 2 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Low leakage power switch is proposed to allow saving in power dissipation of the Network on Chip (NoC). Two power reduction techniques are exploited to design the proposed switch. The proposed NoC switch employs power supply gating to reduce the power dissipation. Adaptive virtual channel (AVC) is proposed as a novel technique to reduce power dissipation of the NoC switch. AVC technique is proposed as an efficient technique to reduce the active area using hierarchical multiplexing tree. Moreover, power gating reduces the average leakage power consumption of proposed switch. The proposed techniques reduce the leakage and dynamic power dissipation of the switch.
Idioma: Inglés
Publicado por Springer International Publishing Dez 2015, 2015
ISBN 10: 3319257641 ISBN 13: 9783319257648
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
EUR 106,99
Cantidad disponible: 2 disponibles
Añadir al carritoBuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns. 164 pp. Englisch.
Idioma: Inglés
Publicado por Springer International Publishing Mrz 2019, 2019
ISBN 10: 3319798375 ISBN 13: 9783319798370
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
EUR 106,99
Cantidad disponible: 2 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns. 164 pp. Englisch.
Librería: Majestic Books, Hounslow, Reino Unido
EUR 136,23
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. Print on Demand pp. 141.
Idioma: Inglés
Publicado por Springer International Publishing, 2015
ISBN 10: 3319257641 ISBN 13: 9783319257648
Librería: moluna, Greven, Alemania
EUR 92,27
Cantidad disponible: Más de 20 disponibles
Añadir al carritoGebunden. Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Demonstrates the impact of process variation on Networks-on-Chipof different topologiesIncludes an overview of the synchronous clocking scheme, clockdistribution network, main building blocks in asynchronous NoC design,handshake protocols, data en.
Idioma: Inglés
Publicado por Springer International Publishing, 2019
ISBN 10: 3319798375 ISBN 13: 9783319798370
Librería: moluna, Greven, Alemania
EUR 92,27
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Demonstrates the impact of process variation on Networks-on-Chipof different topologiesIncludes an overview of the synchronous clocking scheme, clockdistribution network, main building blocks in asynchronous NoC design,handshake protocols, data en.
Librería: Majestic Books, Hounslow, Reino Unido
EUR 144,49
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. Print on Demand pp. 300.
Librería: Biblios, Frankfurt am main, HESSE, Alemania
EUR 148,22
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. PRINT ON DEMAND pp. 300.
Librería: Biblios, Frankfurt am main, HESSE, Alemania
EUR 148,83
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. PRINT ON DEMAND pp. 141.
Idioma: Inglés
Publicado por Springer, Springer Mär 2019, 2019
ISBN 10: 3319798375 ISBN 13: 9783319798370
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
EUR 106,99
Cantidad disponible: 1 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.Springer-Verlag KG, Sachsenplatz 4-6, 1201 Wien 164 pp. Englisch.
Idioma: Inglés
Publicado por Springer, Springer Dez 2015, 2015
ISBN 10: 3319257641 ISBN 13: 9783319257648
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
EUR 106,99
Cantidad disponible: 1 disponibles
Añadir al carritoBuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book describes in detail the impact of process variations on Network-on-Chip (NoC) performance. The authors evaluate various NoC topologies under high process variation and explain the design of efficient NoCs, with advanced technologies. The discussion includes variation in logic and interconnect, in order to evaluate the delay and throughput variation with different NoC topologies. The authors describe an asynchronous router, as a robust design to mitigate the impact of process variation in NoCs and the performance of different routing algorithms is determined with/without process variation for various traffic patterns. Additionally, a novel Process variation Delay and Congestion aware Routing algorithm (PDCR) is described for asynchronous NoC design, which outperforms different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.Springer-Verlag KG, Sachsenplatz 4-6, 1201 Wien 164 pp. Englisch.