EUR 133,19
Cantidad disponible: 1 disponibles
Añadir al carritoHardcover. Condición: New. US SELLER SHIPS FAST FROM USA.
EUR 167,19
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. In.
EUR 164,16
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
EUR 182,40
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
EUR 178,53
Cantidad disponible: 1 disponibles
Añadir al carritohardcover. Condición: New. In shrink wrap. Looks like an interesting title!
EUR 184,35
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: As New. Unread book in perfect condition.
EUR 184,73
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: As New. Unread book in perfect condition.
Idioma: Inglés
Publicado por Kluwer Academic Publishers, 2003
ISBN 10: 1402073925 ISBN 13: 9781402073922
Librería: Kennys Bookshop and Art Galleries Ltd., Galway, GY, Irlanda
EUR 211,72
Cantidad disponible: 15 disponibles
Añadir al carritoCondición: New. As the number of processor cores and IP blocks integrated on a single chip is growing, a systematic approach to design the communication infrastructure becomes necessary. This book discusses the major issues from the physical integration to architecture to operating systems and application interfaces. Editor(s): Jantsch, Axel; Tenhunen, Hannu. Num Pages: 303 pages, biography. BIC Classification: UYF. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly; (UU) Undergraduate. Dimension: 235 x 155 x 19. Weight in Grams: 620. . 2003. Hardback. . . . .
EUR 230,87
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. pp. 316.
Idioma: Inglés
Publicado por Springer US, Springer US, 2003
ISBN 10: 1402073925 ISBN 13: 9781402073922
Librería: AHA-BUCH GmbH, Einbeck, Alemania
EUR 179,61
Cantidad disponible: 1 disponibles
Añadir al carritoBuch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. This book summarizes the state of the art of these efforts and discusses the major issues from the physical integration to architecture to operating systems and application interfaces. It also provides a guideline and vision about the direction this field is moving to. Moreover, the book outlines the consequences of adopting design platforms based on packet switched network. The consequences may in fact be far reaching because many of the topics of distributed systems, distributed real-time systems, fault tolerant systems, parallel computer architecture, parallel programming as well as traditional system-on-chip issues will appear relevant but within the constraints of a single chip VLSI implementation.
Idioma: Inglés
Publicado por Kluwer Academic Publishers, 2003
ISBN 10: 1402073925 ISBN 13: 9781402073922
Librería: Kennys Bookstore, Olney, MD, Estados Unidos de America
EUR 268,22
Cantidad disponible: 15 disponibles
Añadir al carritoCondición: New. As the number of processor cores and IP blocks integrated on a single chip is growing, a systematic approach to design the communication infrastructure becomes necessary. This book discusses the major issues from the physical integration to architecture to operating systems and application interfaces. Editor(s): Jantsch, Axel; Tenhunen, Hannu. Num Pages: 303 pages, biography. BIC Classification: UYF. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly; (UU) Undergraduate. Dimension: 235 x 155 x 19. Weight in Grams: 620. . 2003. Hardback. . . . . Books ship from the US and Ireland.
Librería: moluna, Greven, Alemania
EUR 144,94
Cantidad disponible: Más de 20 disponibles
Añadir al carritoGebunden. Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed .
Idioma: Inglés
Publicado por Springer US, Chapman And Hall/CRC Jan 2003, 2003
ISBN 10: 1402073925 ISBN 13: 9781402073922
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
EUR 171,19
Cantidad disponible: 2 disponibles
Añadir al carritoBuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. This book summarizes the state of the art of these efforts and discusses the major issues from the physical integration to architecture to operating systems and application interfaces. It also provides a guideline and vision about the direction this field is moving to. Moreover, the book outlines the consequences of adopting design platforms based on packet switched network. The consequences may in fact be far reaching because many of the topics of distributed systems, distributed real-time systems, fault tolerant systems, parallel computer architecture, parallel programming as well as traditional system-on-chip issues will appear relevant but within the constraints of a single chip VLSI implementation. 316 pp. Englisch.
Librería: preigu, Osnabrück, Alemania
EUR 150,30
Cantidad disponible: 5 disponibles
Añadir al carritoBuch. Condición: Neu. Networks on Chip | Hannu Tenhunen (u. a.) | Buch | viii | Englisch | 2003 | Springer US | EAN 9781402073922 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu Print on Demand.
Idioma: Inglés
Publicado por Springer US, Springer US Jan 2003, 2003
ISBN 10: 1402073925 ISBN 13: 9781402073922
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
EUR 171,19
Cantidad disponible: 1 disponibles
Añadir al carritoBuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -As the number of processor cores and IP blocks integrated on a single chip is steadily growing, a systematic approach to design the communication infrastructure becomes necessary. Different variants of packed switched on-chip networks have been proposed by several groups during the past two years. This book summarizes the state of the art of these efforts and discusses the major issues from the physical integration to architecture to operating systems and application interfaces. It also provides a guideline and vision about the direction this field is moving to. Moreover, the book outlines the consequences of adopting design platforms based on packet switched network. The consequences may in fact be far reaching because many of the topics of distributed systems, distributed real-time systems, fault tolerant systems, parallel computer architecture, parallel programming as well as traditional system-on-chip issues will appear relevant but within the constraints of a single chip VLSI implementation.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 316 pp. Englisch.
Librería: Majestic Books, Hounslow, Reino Unido
EUR 244,20
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. Print on Demand pp. 316 Illus.
Librería: Biblios, Frankfurt am main, HESSE, Alemania
EUR 244,58
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. PRINT ON DEMAND pp. 316.