Isbn: 9786137382271 - design and implementation of floating point vedic multiplier in vhdl (6 resultados)

ISBN: 
Refinar con la Búsqueda avanzada

Filtrar la búsqueda

  • Libros (6)

  • Nuevo (6)

a

Intervalo de precios personalizado (EUR)

a

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2018

    6137382273 / 9786137382271

    • Tapa blanda

    Librería: Revaluation Books, Exeter, Reino UnidoRevaluation Books

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 51,95

    Envío por EUR 11,63 
    Se envía de Reino Unido a Estados Unidos de America

    Cantidad disponible: 1 disponibles

    Paperback. Condición: Brand New. 68 pages. 8.66x5.91x0.16 inches. In Stock.

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2018

    6137382273 / 9786137382271

    • Tapa blanda

    Librería: preigu, Osnabrück, Alemaniapreigu

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 26,40

    Envío por EUR 70,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 5 disponibles

    Taschenbuch. Condición: Neu. Design and Implementation of Floating Point Vedic Multiplier in VHDL | Kishor Upla (u. a.) | Taschenbuch | 68 S. | Englisch | 2018 | LAP LAMBERT Academic Publishing | EAN 9786137382271 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. …

  • Idioma: Inglés

    Editorial: LAP Lambert Academic Publishing Feb 2018, 2018

    6137382273 / 9786137382271

    • Tapa blanda
    • Impresión bajo demanda

    Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, AlemaniaBuchWeltWeit Ludwig Meier e.K.

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 28,90

    Envío por EUR 23,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 2 disponibles

    Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Multiplication is important operation in most of the signal processing applications.Hence,multiplier is the crucial part of signal processing applications like FIR filter,IIR filter,FFT,DFT,DCT etc.So,there is always need of a multiplier which is high speed,which consumes less area and low power.Hence performance of multiplier has direct effect on the final applications in which multipliers are used. In this book, we have tried to design optimized Vedic multiplier in HDL which can give good delay and area performance.As FIR,IIR filter have their coefficient in fraction,we have designed the multiplier in single precision floating point format. Hence,accuracy and range of multiplication coefficient is more. The Vedic multiplier is further used in FIR filer,IIR filter and Haar Wavelet transform as a basic building block.Also,it is compared with FIR filter,IIR filter and Haar Wavelet transform using other multipliers, such as Shift and Add multiplier,Array multiplier,and Wallace multiplier based on delay and area performance. 68 pp. Englisch.…

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2018

    6137382273 / 9786137382271

    • Tapa blanda
    • Impresión bajo demanda

    Librería: AHA-BUCH GmbH, Einbeck, AlemaniaAHA-BUCH GmbH

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 32,51

    Envío por EUR 35,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 1 disponibles

    Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Multiplication is important operation in most of the signal processing applications.Hence,multiplier is the crucial part of signal processing applications like FIR filter,IIR filter,FFT,DFT,DCT etc.So,there is always need of a multiplier which is high speed,which consumes less area and low power.Hence performance of multiplier has direct effect on the final applications in which multipliers are used. In this book, we have tried to design optimized Vedic multiplier in HDL which can give good delay and area performance.As FIR,IIR filter have their coefficient in fraction,we have designed the multiplier in single precision floating point format. Hence,accuracy and range of multiplication coefficient is more. The Vedic multiplier is further used in FIR filer,IIR filter and Haar Wavelet transform as a basic building block.Also,it is compared with FIR filter,IIR filter and Haar Wavelet transform using other multipliers, such as Shift and Add multiplier,Array multiplier,and Wallace multiplier based on delay and area performance.…

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2018

    6137382273 / 9786137382271

    • Tapa blanda
    • Impresión bajo demanda

    Librería: moluna, Greven, Alemaniamoluna

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 26,05

    Envío por EUR 48,99 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: Más de 20 disponibles

    Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Upla KishorKishor P. Upla is an Assistant Professor in S. V. National Instituteof Technology (SVNIT), Surat, Gujarat, India. He received his Ph.D.degree from Dhirubhai Ambani Institute of Information and Communicationtechnology (DA-.…

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing Feb 2018, 2018

    6137382273 / 9786137382271

    • Tapa blanda
    • Impresión bajo demanda

    Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemaniabuchversandmimpf2000

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 28,90

    Envío por EUR 60,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 1 disponibles

    Taschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Multiplication is important operation in most of the signal processing applications.Hence,multiplier is the crucial part of signal processing applications like FIR filter,IIR filter,FFT,DFT,DCT etc.So,there is always need of a multiplier which is high speed,which consumes less area and low power.Hence performance of multiplier has direct effect on the final applications in which multipliers are used. In this book, we have tried to design optimized Vedic multiplier in HDL which can give good delay and area performance.As FIR,IIR filter have their coefficient in fraction,we have designed the multiplier in single precision floating point format. Hence,accuracy and range of multiplication coefficient is more. The Vedic multiplier is further used in FIR filer,IIR filter and Haar Wavelet transform as a basic building block.Also,it is compared with FIR filter,IIR filter and Haar Wavelet transform using other multipliers, such as Shift and Add multiplier,Array multiplier,and Wallace multiplier based on delay and area performance.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 68 pp. Englisch.…