ISBN: 9783659851605 - design and implementation of 4x2 compressors using new xnor modules: design of ultra low power compressors (6 resultados)

ISBN: 
Refinar con la Búsqueda avanzada

Filtrar la búsqueda

  • Libros (6)

  • Nuevo (6)

a

Intervalo de precios personalizado (EUR)

a

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2016

    3659851604 / 9783659851605

    • Tapa blanda

    Librería: Revaluation Books, Exeter, Reino UnidoRevaluation Books

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 76,17

    Envío por EUR 11,94 
    Se envía de Reino Unido a Estados Unidos de America

    Cantidad disponible: 1 disponible

    Paperback. Condición: Brand New. 80 pages. 8.66x5.91x0.19 inches. In Stock.

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2016

    3659851604 / 9783659851605

    • Tapa blanda

    Librería: Mispah books, Redhill, SURRE, Reino UnidoMispah books

    Vendedor de 4 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 148,84

    Envío por EUR 29,86 
    Se envía de Reino Unido a Estados Unidos de America

    Cantidad disponible: 1 disponible

    paperback. Condición: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book.

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing Feb 2016, 2016

    3659851604 / 9783659851605

    • Tapa blanda
    • Impresión bajo demanda

    Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, AlemaniaBuchWeltWeit Ludwig Meier e.K.

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 39,90

    Envío por EUR 23,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 2 disponibles

    Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -I present a new design for a 1-bit fUll adder featuring hybrid-CMOS design style. My approach achieves low-energy operations in 90nm technology. Hybrid-CMOS design style makes use of various CMOS Iogic style circuits to build new ull adders with desired specifcations. The new SERF- full adder (FA) circuit optimized for ultra low power operation is based on modifed XOR gates with clock gating to minimize the power consumption. And also generales full-swing outputs simultaneously. The new full-adder circuit successfuUy operates at low voltages with excellent signal integrity. The new adder displayed better power and delay metrics as compared to the standard ull adders. To evalºate the performance of the new full adder in a real circuit, we realized 4-2,5-2,5-3,7-2,11-2,15-4,31-5 compressors which are basically used in multiplier modules of DSP filters. Simulated results using 90nm standarad CMOS technology are provided. The simulation results show a 5% - 20% reduction in power and delay for frequency 50MHz and supply voltages range of 1.1 v. 80 pp. Englisch.…

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2016

    3659851604 / 9783659851605

    • Tapa blanda
    • Impresión bajo demanda

    Librería: AHA-BUCH GmbH, Einbeck, AlemaniaAHA-BUCH GmbH

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 45,66

    Envío por EUR 35,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 1 disponible

    Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - I present a new design for a 1-bit fUll adder featuring hybrid-CMOS design style. My approach achieves low-energy operations in 90nm technology. Hybrid-CMOS design style makes use of various CMOS Iogic style circuits to build new ull adders with desired specifcations. The new SERF- full adder (FA) circuit optimized for ultra low power operation is based on modifed XOR gates with clock gating to minimize the power consumption. And also generales full-swing outputs simultaneously. The new full-adder circuit successfuUy operates at low voltages with excellent signal integrity. The new adder displayed better power and delay metrics as compared to the standard ull adders. To evalºate the performance of the new full adder in a real circuit, we realized 4-2,5-2,5-3,7-2,11-2,15-4,31-5 compressors which are basically used in multiplier modules of DSP filters. Simulated results using 90nm standarad CMOS technology are provided. The simulation results show a 5% - 20% reduction in power and delay for frequency 50MHz and supply voltages range of 1.1 v.…

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2016

    3659851604 / 9783659851605

    • Tapa blanda
    • Impresión bajo demanda

    Librería: moluna, Greven, Alemaniamoluna

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 34,25

    Envío por EUR 48,99 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: Más de 20 disponibles

    Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Thottempudi PardhuThottempudi Pardhu Completed B.Tech in ECE from MLRIT in 2011 and M.Tech in Embedded Systems from Vignan University in 2013,Persuing Ph.D in RADAR SIGNAL Processing from VIT University.He published 20 International .…

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing Feb 2016, 2016

    3659851604 / 9783659851605

    • Tapa blanda
    • Impresión bajo demanda

    Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemaniabuchversandmimpf2000

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 39,90

    Envío por EUR 60,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 1 disponible

    Taschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -I present a new design for a 1-bit fUll adder featuring hybrid-CMOS design style. My approach achieves low-energy operations in 90nm technology. Hybrid-CMOS design style makes use of various CMOS Iogic style circuits to build new ull adders with desired specifcations. The new SERF- full adder (FA) circuit optimized for ultra low power operation is based on modifed XOR gates with clock gating to minimize the power consumption. And also generales full-swing outputs simultaneously. The new full-adder circuit successfuUy operates at low voltages with excellent signal integrity. The new adder displayed better power and delay metrics as compared to the standard ull adders. To evalºate the performance of the new full adder in a real circuit, we realized 4-2,5-2,5-3,7-2,11-2,15-4,31-5 compressors which are basically used in multiplier modules of DSP filters. Simulated results using 90nm standarad CMOS technology are provided. The simulation results show a 5% - 20% reduction in power and delay for frequency 50MHz and supply voltages range of 1.1 v.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 80 pp. Englisch.…