9781839533068 - secured hardware accelerators for dsp and image processing applications (materials, circuits and devices) de sengupta, anirban (16 resultados)
Idioma: Inglés
Editorial: The Institution of Engineering and Technology, 2021
- Tapa dura
Librería: GreatBookPrices, Columbia, MD, Estados Unidos de AmericaGreatBookPrices
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 130,80
Envío por EUR 2,32Se envía dentro de Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Condición: New.
Idioma: Inglés
Editorial: Institution of Engineering and Technology, GB, 2021
- Tapa dura
Librería: Rarewaves USA, OSWEGO, IL, Estados Unidos de AmericaRarewaves USA
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 133,20
Gastos de envío gratisSe envía dentro de Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Hardback. Condición: New. Written by an acknowledged expert in the field, this book focuses on approaches for designing secure hardware accelerators for digital signal processing and image processing, which are also optimised for performance and efficiency. State-of-the art security and optimization algorithms are presented, and… their roles in the design of secured hardware accelerators for DSP, multimedia and image processing applications are explored. The book begins with an introduction to the principles of secured and optimized hardware accelerators for DSP and image processing applications. The following topics are then given thorough and systematic coverage: cryptography driven IP steganography for DSP hardware accelerators; double line of defence to secure JPEG codec hardware for medical imaging systems; integrating multi-key based structural obfuscation and low-level watermarking for double line of defence of DSP hardware accelerators; multimodal hardware accelerators for image processing filters; fingerprint biometric for securing hardware accelerators; key-triggered hash-chaining based encoded hardware steganography for Securing DSP hardware accelerators; designing N-point DFT hardware accelerator using obfuscation and steganography; and structural transformation and obfuscation frameworks for data-intensive IPs. Intended primarily for researchers and practicing engineers, the book will also be of interest to graduate students with a particular interest in hardware device security.
Idioma: Inglés
Editorial: The Institution of Engineering and Technology, 2021
- Tapa dura
Librería: California Books, Miami, FL, Estados Unidos de AmericaCalifornia Books
Contactar con el vendedorVendedor de 4 estrellasCondición: Nuevo
EUR 134,79
Gastos de envío gratisSe envía dentro de Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Condición: New.
Idioma: Inglés
Editorial: The Institution of Engineering and Technology, 2021
- Tapa dura
Librería: GreatBookPrices, Columbia, MD, Estados Unidos de AmericaGreatBookPrices
Contactar con el vendedorVendedor de 5 estrellasCondición: Usado - Como Nuevo
EUR 135,14
Envío por EUR 2,32Se envía dentro de Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Condición: As New. Unread book in perfect condition.
Idioma: Inglés
Editorial: The Institution of Engineering and Technology, 2021
- Tapa dura
Librería: GreatBookPricesUK, Woodford Green, Reino UnidoGreatBookPricesUK
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 137,17
Envío por EUR 17,39Se envía de Reino Unido a Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Condición: New.
Idioma: Inglés
Editorial: The Institution of Engineering and Technology, 2021
- Tapa dura
Librería: GreatBookPricesUK, Woodford Green, Reino UnidoGreatBookPricesUK
Contactar con el vendedorVendedor de 5 estrellasCondición: Usado - Como Nuevo
EUR 142,60
Envío por EUR 17,39Se envía de Reino Unido a Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Condición: As New. Unread book in perfect condition.
Idioma: Inglés
Editorial: The Institution of Engineering and Technology, 2021
- Tapa dura
Librería: Ria Christie Collections, Uxbridge, Reino UnidoRia Christie Collections
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 152,35
Envío por EUR 13,89Se envía de Reino Unido a Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Condición: New. In.
Idioma: Inglés
Editorial: Institution of Engineering and Technology, GB, 2021
- Tapa dura
Librería: Rarewaves USA United, OSWEGO, IL, Estados Unidos de AmericaRarewaves USA United
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 137,18
Envío por EUR 43,91Se envía dentro de Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Hardback. Condición: New. Written by an acknowledged expert in the field, this book focuses on approaches for designing secure hardware accelerators for digital signal processing and image processing, which are also optimised for performance and efficiency. State-of-the art security and optimization algorithms are presented, and… their roles in the design of secured hardware accelerators for DSP, multimedia and image processing applications are explored. The book begins with an introduction to the principles of secured and optimized hardware accelerators for DSP and image processing applications. The following topics are then given thorough and systematic coverage: cryptography driven IP steganography for DSP hardware accelerators; double line of defence to secure JPEG codec hardware for medical imaging systems; integrating multi-key based structural obfuscation and low-level watermarking for double line of defence of DSP hardware accelerators; multimodal hardware accelerators for image processing filters; fingerprint biometric for securing hardware accelerators; key-triggered hash-chaining based encoded hardware steganography for Securing DSP hardware accelerators; designing N-point DFT hardware accelerator using obfuscation and steganography; and structural transformation and obfuscation frameworks for data-intensive IPs. Intended primarily for researchers and practicing engineers, the book will also be of interest to graduate students with a particular interest in hardware device security.
Idioma: Inglés
Editorial: Institution of Engineering and Technology, GB, 2021
- Tapa dura
Librería: Rarewaves.com USA, London, LONDO, Reino UnidoRarewaves.com USA
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 188,67
Gastos de envío gratisSe envía de Reino Unido a Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Hardback. Condición: New. Written by an acknowledged expert in the field, this book focuses on approaches for designing secure hardware accelerators for digital signal processing and image processing, which are also optimised for performance and efficiency. State-of-the art security and optimization algorithms are presented, and… their roles in the design of secured hardware accelerators for DSP, multimedia and image processing applications are explored. The book begins with an introduction to the principles of secured and optimized hardware accelerators for DSP and image processing applications. The following topics are then given thorough and systematic coverage: cryptography driven IP steganography for DSP hardware accelerators; double line of defence to secure JPEG codec hardware for medical imaging systems; integrating multi-key based structural obfuscation and low-level watermarking for double line of defence of DSP hardware accelerators; multimodal hardware accelerators for image processing filters; fingerprint biometric for securing hardware accelerators; key-triggered hash-chaining based encoded hardware steganography for Securing DSP hardware accelerators; designing N-point DFT hardware accelerator using obfuscation and steganography; and structural transformation and obfuscation frameworks for data-intensive IPs. Intended primarily for researchers and practicing engineers, the book will also be of interest to graduate students with a particular interest in hardware device security.
- Tapa dura
Librería: Revaluation Books, Exeter, Reino UnidoRevaluation Books
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 179,87
Envío por EUR 14,49Se envía de Reino Unido a Estados Unidos de AmericaCantidad disponible: 2 disponibles
Hardcover. Condición: Brand New. 300 pages. 9.21x6.14x0.94 inches. In Stock.
- Tapa dura
Librería: moluna, Greven, Alemaniamoluna
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 166,98
Envío por EUR 48,99Se envía de Alemania a Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Condición: New. Über den AutorrnrnAnirban Sengupta is an associate professor in computer science and engineering at Indian Institute of Technology (I.I.T) Indore, India, where he directs the research lab on CAD for Consumer Electronics Hardware Device S.
Idioma: Inglés
Editorial: Institution of Engineering and Technology, GB, 2021
- Tapa dura
Librería: Rarewaves.com UK, London, Reino UnidoRarewaves.com UK
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 178,41
Envío por EUR 75,34Se envía de Reino Unido a Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Hardback. Condición: New. Written by an acknowledged expert in the field, this book focuses on approaches for designing secure hardware accelerators for digital signal processing and image processing, which are also optimised for performance and efficiency. State-of-the art security and optimization algorithms are presented, and… their roles in the design of secured hardware accelerators for DSP, multimedia and image processing applications are explored. The book begins with an introduction to the principles of secured and optimized hardware accelerators for DSP and image processing applications. The following topics are then given thorough and systematic coverage: cryptography driven IP steganography for DSP hardware accelerators; double line of defence to secure JPEG codec hardware for medical imaging systems; integrating multi-key based structural obfuscation and low-level watermarking for double line of defence of DSP hardware accelerators; multimodal hardware accelerators for image processing filters; fingerprint biometric for securing hardware accelerators; key-triggered hash-chaining based encoded hardware steganography for Securing DSP hardware accelerators; designing N-point DFT hardware accelerator using obfuscation and steganography; and structural transformation and obfuscation frameworks for data-intensive IPs. Intended primarily for researchers and practicing engineers, the book will also be of interest to graduate students with a particular interest in hardware device security.
Idioma: Inglés
Editorial: Institution Of Engineering & Technology Jan 2021, 2021
- Tapa dura
Librería: AHA-BUCH GmbH, Einbeck, AlemaniaAHA-BUCH GmbH
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 206,05
Envío por EUR 64,08Se envía de Alemania a Estados Unidos de AmericaCantidad disponible: 2 disponibles
Buch. Condición: Neu. Neuware - Written by an acknowledged expert in the field, this book focuses on approaches for designing secure hardware accelerators for digital signal processing and image processing, which are also optimised for performance and efficiency. State-of-the art security and optimization algorithms are presente…d, and their roles in the design of secured hardware accelerators for DSP, multimedia and image processing applications are explored. The book begins with an introduction to the principles of secured and optimized hardware accelerators for DSP and image processing applications. The following topics are then given thorough and systematic coverage: cryptography driven IP steganography for DSP hardware accelerators; double line of defence to secure JPEG codec hardware for medical imaging systems; integrating multi-key based structural obfuscation and low-level watermarking for double line of defence of DSP hardware accelerators; multimodal hardware accelerators for image processing filters; fingerprint biometric for securing hardware accelerators; key-triggered hash-chaining based encoded hardware steganography for Securing DSP hardware accelerators; designing N-point DFT hardware accelerator using obfuscation and steganography; and structural transformation and obfuscation frameworks for data-intensive IPs. Intended primarily for researchers and practicing engineers, the book will also be of interest to graduate students with a particular interest in hardware device security.
- Tapa dura
- Impresión bajo demanda
Librería: PBShop.store UK, Fairford, GLOS, Reino UnidoPBShop.store UK
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 154,92
Envío por EUR 6,80Se envía de Reino Unido a Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
HRD. Condición: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000.
- Tapa dura
- Impresión bajo demanda
Librería: PBShop.store US, Wood Dale, IL, Estados Unidos de AmericaPBShop.store US
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 164,26
Gastos de envío gratisSe envía dentro de Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
HRD. Condición: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000.
- Tapa dura
- Impresión bajo demanda
Librería: THE SAINT BOOKSTORE, Southport, Reino UnidoTHE SAINT BOOKSTORE
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 161,43
Envío por EUR 14,60Se envía de Reino Unido a Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Hardback. Condición: New. This item is printed on demand. New copy - Usually dispatched within 5-9 working days.
