Isbn: 9781461358091 - quantum transport in ultrasmall devices: proceedings of a nato advanced study institute on quantum transport in ultrasmall devices, held july 17–30, ... ciocco, italy: 342 (nato science series b:) (10 resultados)

ISBN
Refinar con la Búsqueda avanzada

Filtrar la búsqueda

  • Libros (10)

a

Intervalo de precios personalizado (EUR)

a

  • Condición: Nuevo

    EUR 227,06

    Envío por EUR 17,42 
    Se envía de Reino Unido a Estados Unidos de America

    Cantidad disponible: Más de 20 disponibles

    Condición: New. In English.

  • Idioma: Inglés

    Editorial: Springer, 2012

    1461358094 / 9781461358091

    • Tapa blanda

    Librería: Books Puddle, Woodside, NY, Estados Unidos de AmericaBooks Puddle

    Vendedor de 4 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 284,69

    Envío por EUR 3,48 
    Se envía dentro de Estados Unidos de America

    Cantidad disponible: 4 disponibles

    Condición: New. pp. 556 Index.

  • Condición: Nuevo

    EUR 299,66

    Envío por EUR 37,72 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 1 disponibles

    Taschenbuch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - The operation of semiconductor devices depends upon the use of electrical potential barriers (such as gate depletion) in controlling the carrier densities (electrons and holes) and their transport. Although a successful device design is quite complicated and involves many aspects, the device engineering is mostly to devise a 'best' device design by defIning optimal device structures and manipulating impurity profIles to obtain optimal control of the carrier flow through the device. This becomes increasingly diffIcult as the device scale becomes smaller and smaller. Since the introduction of integrated circuits, the number of individual transistors on a single chip has doubled approximately every three years. As the number of devices has grown, the critical dimension of the smallest feature, such as a gate length (which is related to the transport length defIning the channel), has consequently declined. The reduction of this design rule proceeds approximately by a factor of 1. 4 each generation, which means we will be using 0. 1-0. 15 ). lm rules for the 4 Gb chips a decade from now. If we continue this extrapolation, current technology will require 30 nm design rules, and a cell 3 2 size 10 nm , for a 1Tb memory chip by the year 2020. New problems keep hindering the high-performance requirement. Well-known, but older, problems include hot carrier effects, short-channel effects, etc. A potential problem, which illustrates the need for quantum transport, is caused by impurity fluctuations.

  • Idioma: Inglés

    Editorial: Springer, 2012

    1461358094 / 9781461358091

    • Tapa blanda

    Librería: Mispah books, Redhill, SURRE, Reino UnidoMispah books

    Vendedor de 4 estrellas
    Contactar con el vendedor

    Condición: Usado - Como Nuevo

    EUR 333,92

    Envío por EUR 29,15 
    Se envía de Reino Unido a Estados Unidos de America

    Cantidad disponible: 1 disponibles

    Paperback. Condición: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.

  • Idioma: Inglés

    Editorial: Springer, 2012

    1461358094 / 9781461358091

    • Tapa blanda
    • Impresión bajo demanda

    Librería: Brook Bookstore On Demand, Napoli, NA, ItaliaBrook Bookstore On Demand

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 166,29

    Envío por EUR 11,00 
    Se envía de Italia a Estados Unidos de America

    Cantidad disponible: Más de 20 disponibles

    Condición: new. Questo è un articolo print on demand.

  • Idioma: Inglés

    Editorial: Springer US, 2012

    1461358094 / 9781461358091

    • Tapa blanda
    • Impresión bajo demanda

    Librería: moluna, Greven, Alemaniamoluna

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 180,07

    Envío por EUR 48,99 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: Más de 20 disponibles

    Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Proceedings of a NATO ASI held in Il Ciocco, Italy, July 17-30, 1994 The operation of semiconductor devices depends upon the use of electrical potential barriers (such as gate depletion) in controlling the carrier densities (electrons and holes) an.

  • Idioma: Inglés

    Editorial: Springer US, Springer US Okt 2012, 2012

    1461358094 / 9781461358091

    • Tapa blanda
    • Impresión bajo demanda

    Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, AlemaniaBuchWeltWeit Ludwig Meier e.K.

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 213,99

    Envío por EUR 23,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 2 disponibles

    Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The operation of semiconductor devices depends upon the use of electrical potential barriers (such as gate depletion) in controlling the carrier densities (electrons and holes) and their transport. Although a successful device design is quite complicated and involves many aspects, the device engineering is mostly to devise a 'best' device design by defIning optimal device structures and manipulating impurity profIles to obtain optimal control of the carrier flow through the device. This becomes increasingly diffIcult as the device scale becomes smaller and smaller. Since the introduction of integrated circuits, the number of individual transistors on a single chip has doubled approximately every three years. As the number of devices has grown, the critical dimension of the smallest feature, such as a gate length (which is related to the transport length defIning the channel), has consequently declined. The reduction of this design rule proceeds approximately by a factor of 1. 4 each generation, which means we will be using 0. 1-0. 15 ). lm rules for the 4 Gb chips a decade from now. If we continue this extrapolation, current technology will require 30 nm design rules, and a cell 3 2 size 10 nm , for a 1Tb memory chip by the year 2020. New problems keep hindering the high-performance requirement. Well-known, but older, problems include hot carrier effects, short-channel effects, etc. A potential problem, which illustrates the need for quantum transport, is caused by impurity fluctuations. 556 pp. Englisch.

  • Idioma: Inglés

    Editorial: Springer US, Springer Okt 2012, 2012

    1461358094 / 9781461358091

    • Tapa blanda
    • Impresión bajo demanda

    Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemaniabuchversandmimpf2000

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 213,99

    Envío por EUR 60,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 1 disponibles

    Taschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The operation of semiconductor devices depends upon the use of electrical potential barriers (such as gate depletion) in controlling the carrier densities (electrons and holes) and their transport. Although a successful device design is quite complicated and involves many aspects, the device engineering is mostly to devise a 'best' device design by defIning optimal device structures and manipulating impurity profIles to obtain optimal control of the carrier flow through the device. This becomes increasingly diffIcult as the device scale becomes smaller and smaller. Since the introduction of integrated circuits, the number of individual transistors on a single chip has doubled approximately every three years. As the number of devices has grown, the critical dimension of the smallest feature, such as a gate length (which is related to the transport length defIning the channel), has consequently declined. The reduction of this design rule proceeds approximately by a factor of 1. 4 each generation, which means we will be using 0. 1-0. 15 ). lm rules for the 4 Gb chips a decade from now. If we continue this extrapolation, current technology will require 30 nm design rules, and a cell 3 2 sizeSpringer-Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 556 pp. Englisch.

  • Idioma: Inglés

    Editorial: Springer, 2012

    1461358094 / 9781461358091

    • Tapa blanda
    • Impresión bajo demanda

    Librería: Majestic Books, Hounslow, Reino UnidoMajestic Books

    Vendedor de 4 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 296,64

    Envío por EUR 7,58 
    Se envía de Reino Unido a Estados Unidos de America

    Cantidad disponible: 4 disponibles

    Condición: New. Print on Demand pp. 556 66:B&W 7 x 10 in or 254 x 178 mm Perfect Bound on White w/Gloss Lam.

  • Idioma: Inglés

    Editorial: Springer, 2012

    1461358094 / 9781461358091

    • Tapa blanda
    • Impresión bajo demanda

    Librería: Biblios, frankfurt am main, HESSE, AlemaniaBiblios

    Vendedor de 4 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 301,45

    Envío por EUR 9,95 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 4 disponibles

    Condición: New. PRINT ON DEMAND pp. 556.