EUR 115,79
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
Librería: California Books, Miami, FL, Estados Unidos de America
EUR 118,16
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
EUR 123,42
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: As New. Unread book in perfect condition.
Librería: Ria Christie Collections, Uxbridge, Reino Unido
EUR 115,34
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. In.
EUR 115,33
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
EUR 128,49
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: As New. Unread book in perfect condition.
EUR 146,31
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. pp. 268.
EUR 127,84
Cantidad disponible: Más de 20 disponibles
Añadir al carritoGebunden. Condición: New. It is recognized that formal design and verification methods are an important requirement for the attainment of high quality system designs. The field has evolved enormously during the last few years, resulting in the fact that formal design and verifica.
EUR 157,86
Cantidad disponible: 2 disponibles
Añadir al carritoBuch. Condición: Neu. Neuware - It is recognized that formal design and verification methods are an important requirement for the attainment of high quality system designs. The field has evolved enormously during the last few years, resulting in the fact that formal design and verification methods are nowadays supported by several tools, both commercial and academic. If different tools and users are to generate and read the same language then it is necessary that the same semantics is assigned by them to all constructs and elements of the language. The current IEEE standard VHDL language reference manual (LRM) tries to define VHDL as well as possible in a descriptive way, explaining the semantics in English. But rigor and clarity are very hard to maintain in a semantics defined in this way, and that has already given rise to many misconceptions and contradictory interpretations. Formal Semantics for VHDL is the first book that puts forward a cohesive set of semantics for the VHDL language. The chapters describe several semantics each based on a different underlying formalism: two of them use Petri nets as target language, and two of them higher order logic. Two use functional concepts, and finally another uses the concept of evolving algebras. Formal Semantics for VHDL is essential reading for researchers in formal methods and can be used as a text for an advanced course on the subject.
Librería: Majestic Books, Hounslow, Reino Unido
EUR 151,26
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. Print on Demand pp. 268 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam.
Librería: Biblios, Frankfurt am main, HESSE, Alemania
EUR 149,23
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. PRINT ON DEMAND pp. 268.