9780792390008 - VLSI for Artificial Intelligence: 68 (The Springer International Series in Engineering and Computer Science, 68) (12 resultados)

Condición: New. In.

Condición: New. Editor(s): Delgado-Frias, Jose G.; Moore, Will. Series: The Springer International Series in Engineering and Computer Science. Num Pages: 274 pages, biography. BIC Classification: TJFC. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly. Dimension: 234 x 156 x 17. Weight in Grams: 586. . 1989. Hardback. . . . .

Condición: New. pp. 292.

Condición: New. Editor(s): Delgado-Frias, Jose G.; Moore, Will. Series: The Springer International Series in Engineering and Computer Science. Num Pages: 274 pages, biography. BIC Classification: TJFC. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly. Dimension: 234 x 156 x 17. Weight in Grams: 586. . 1989. Hardback. . . . . Books ship from the US and Ireland.

Buch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is an edited selection of the papers presented at the International Workshop on VLSI for Artiflcial Intelligence which was held at the University of Oxford in July 1988. Our thanks go to all the contributors and especially to the programme committee for all their hard work. Thanks are also due to the ACM-SIGARCH, the Alvey Directorate, the lEE and the IEEE Computer Society for publicising the event and to Oxford University for their active support. We are particularly grateful to David Cawley and Paula Appleby for coping with the administrative problems. Jose Delgado-Frias Will Moore October 1988 Programme Committee Igor Aleksander, Imperial College (UK) Yves Bekkers, IRISA/INRIA (France) Michael Brady, University of Oxford (UK) Jose Delgado-Frias, University of Oxford (UK) Steven Krueger, Texas Instruments Inc. (USA) Simon Lavington, University of Essex (UK) Will Moore, University of Oxford (UK) Philip Treleaven, University College London (UK) Benjamin Wah, University of Illinois (USA) Prologue Research on architectures dedicated to artificial intelligence (AI) processing has been increasing in recent years, since conventional data- or numerically-oriented architec tures are not able to provide the computational power and/or functionality required. For the time being these architectures have to be implemented in VLSI technology with its inherent constraints on speed, connectivity, fabrication yield and power. This in turn impacts on the effectiveness of the computer architecture.

Hardcover. Condición: Like New. Like New. book.

Gebunden. Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. 1 Prolog Machines.- 1.1 From Low Level Semantic Description of Prolog to Instruction Set and VLSI Design.- 1.2 A 32 Bit Processor for Compiled Prolog.- 1.3 CARMEL-1: A VLSI Architecture for Flat Concurrent Prolog.- 1.4 VLSI for Parallel Execution of Prolog.

Condición: New. Print on Demand pp. 292 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam.

Condición: New. PRINT ON DEMAND pp. 292.

Buch. Condición: Neu. VLSI for Artificial Intelligence | Jose G. Delgado-Frias (u. a.) | Buch | xiv | Englisch | 1989 | Springer | EAN 9780792390008 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu Print on Demand.

Buch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -1 Prolog Machines.- 1.1 From Low Level Semantic Description of Prolog to Instruction Set and VLSI Design.- 1.2 A 32 Bit Processor for Compiled Prolog.- 1.3 CARMEL-1: A VLSI Architecture for Flat Concurrent Prolog.- 1.4 VLSI for Parallel Execution of Prolog.- 2 Functional Programming Oriented Architectures.- 2.1 Supporting Functional and Logic Programming Languages through a Data Parallel VLSI Architecture.- 2.2 Translating Declaratively Specified Knowledge and Usage Requirements into a Reconfigurable Machine.- 3 Garbage Collection.- 3.1 VLSI-Appropriate Garbage Collection Support.- 3.2 A Self-timed Circuit for a Prolog Machine.- 4 Content-Addressable Memory.- 4.1 VLSI and Rule-Based Systems.- 4.2 Unify with Active Memory.- 4.3 The Pattern Addressable Memory: Hardware for Associative Processing.- 5 Knowledge Based Systems.- 5.1 A High Performance Relational Algebraic Processor for Large Knowledge Bases.- 5.2 A WSI Semantic Network Architecture.- 6 Neural Architectures.- 6.1 A VLSI Implementation of Multilayered Neural Networks.- 6.2 A Fully Digital Integrated CMOS Hopfield Network Including the Learning Algorithm.- 6.3 A Neural Network for 3-D VLSI Accelerator.- 6.4 Shift Invariant Associative Memory.- 7 Digital and Analog VLSI Neural Networks.- 7.1 VLSI Bit-Serial Neural Networks.- 7.2 A New CMOS Architecture for Neural Networks.- 7.3 A Limited-Interconnect, Highly Layered Synthetic Neural Architecture.- 7.4 VLSI-Design of Associative Networks.- 7.5 Fully-Programmable Analogue VLSI Devices for the Implementation of Neural Networks.- 8 Architectures for Neural Computing.- 8.1 Are Special Chips Necessary for Neural Computing .- 8.2 A VLSI Systolic Array Dedicated to Hopfield Neural Network.- 8.3 An Integrated System for Neural Network Simulations.Libri GmbH, Europaallee 1, 36244 Bad Hersfeld 292 pp. Englisch.

Buch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is an edited selection of the papers presented at the International Workshop on VLSI for Artiflcial Intelligence which was held at the University of Oxford in July 1988. Our thanks go to all the contributors and especially to the programme committee for all their hard work. Thanks are also due to the ACM-SIGARCH, the Alvey Directorate, the lEE and the IEEE Computer Society for publicising the event and to Oxford University for their active support. We are particularly grateful to David Cawley and Paula Appleby for coping with the administrative problems. Jose Delgado-Frias Will Moore October 1988 Programme Committee Igor Aleksander, Imperial College (UK) Yves Bekkers, IRISA/INRIA (France) Michael Brady, University of Oxford (UK) Jose Delgado-Frias, University of Oxford (UK) Steven Krueger, Texas Instruments Inc. (USA) Simon Lavington, University of Essex (UK) Will Moore, University of Oxford (UK) Philip Treleaven, University College London (UK) Benjamin Wah, University of Illinois (USA) Prologue Research on architectures dedicated to artificial intelligence (AI) processing has been increasing in recent years, since conventional data- or numerically-oriented architec tures are not able to provide the computational power and/or functionality required. For the time being these architectures have to be implemented in VLSI technology with its inherent constraints on speed, connectivity, fabrication yield and power. This in turn impacts on the effectiveness of the computer architecture. 292 pp. Englisch.