Fronte daniele (5 resultados)

Autor
Refinar con la Búsqueda avanzada

Filtrar la búsqueda

  • Libros (5)

a

Intervalo de precios personalizado (EUR)

a

    • Idioma: Inglés

      Editorial: LAP Lambert Academic Publishing, 2010

      3838334884 / 9783838334882

      • Tapa blanda

      Librería: Mispah books, Redhill, SURRE, Reino UnidoMispah books

      Vendedor de 4 estrellas
      Contactar con el vendedor

      Condición: Usado - Como Nuevo

      EUR 121,47

      Envío por EUR 29,19 
      Se envía de Reino Unido a Estados Unidos de America

      Cantidad disponible: 1 disponibles

      Paperback. Condición: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.

    • Idioma: Inglés

      Editorial: LAP LAMBERT Academic Publishing Dez 2009, 2009

      3838334884 / 9783838334882

      • Tapa blanda
      • Impresión bajo demanda

      Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, AlemaniaBuchWeltWeit Ludwig Meier e.K.

      Vendedor de 5 estrellas
      Contactar con el vendedor

      Condición: Nuevo

      EUR 49,00

      Envío por EUR 23,00 
      Se envía de Alemania a Estados Unidos de America

      Cantidad disponible: 2 disponibles

      Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Nowadays hi-tech secure products need more services and more security. Furthermore the corresponding market is now oriented towards more flexibility. In this thesis we propose as novel solution a Multi-algorithm Cryptographic Co-processor called Celator. Celator is able to encrypt or decrypt data blocks using private key encryption algorithms such as Advanced Encryption Standard (AES) or Data Encryption Standard (DES). Moreover Celator allows condensing data using the Secure Hash Algorithms (SHA). These algorithms are frequently implemented in hi-tech secure products in software or in hardware mode. Celator belongs to the class of the flexible hardware implementations, and allows an user implementing its own cryptographic algorithm under specific conditions. Celator architecture is based on a 4x4 Processing Elements (PE) systolic array, a Controller with a Finite State Machine (FSM) and a local memory. Data are encrypted or decrypted by the PE array. This thesis presents Celator architecture, as well as its AES, DES, and SHA basic operations. Celator performances are then given and compared to other securitycircuits. 108 pp. Englisch.

    • Idioma: Inglés

      Editorial: LAP Lambert Academic Publishing, 2009

      3838334884 / 9783838334882

      • Tapa blanda
      • Impresión bajo demanda

      Librería: moluna, Greven, Alemaniamoluna

      Vendedor de 5 estrellas
      Contactar con el vendedor

      Condición: Nuevo

      EUR 41,05

      Envío por EUR 48,99 
      Se envía de Alemania a Estados Unidos de America

      Cantidad disponible: Más de 20 disponibles

      Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Nowadays hi-tech secure products need more services and more security. Furthermore the corresponding market is now oriented towards more flexibility. In this thesis we propose as novel solution a Multi-algorithm Cryptographic Co-processor called Celator. Ce.

    • Idioma: Inglés

      Editorial: LAP LAMBERT Academic Publishing Dez 2009, 2009

      3838334884 / 9783838334882

      • Tapa blanda
      • Impresión bajo demanda

      Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemaniabuchversandmimpf2000

      Vendedor de 5 estrellas
      Contactar con el vendedor

      Condición: Nuevo

      EUR 49,00

      Envío por EUR 60,00 
      Se envía de Alemania a Estados Unidos de America

      Cantidad disponible: 1 disponibles

      Taschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Nowadays hi-tech secure products need more services and more security. Furthermore the corresponding market is now oriented towards more flexibility. In this thesis we propose as novel solution a Multi-algorithm Cryptographic Co-processor called Celator. Celator is able to encrypt or decrypt data blocks using private key encryption algorithms such as Advanced Encryption Standard (AES) or Data Encryption Standard (DES). Moreover Celator allows condensing data using the Secure Hash Algorithms (SHA). These algorithms are frequently implemented in hi-tech secure products in software or in hardware mode. Celator belongs to the class of the flexible hardware implementations, and allows an user implementing its own cryptographic algorithm under specific conditions. Celator architecture is based on a 4x4 Processing Elements (PE) systolic array, a Controller with a Finite State Machine (FSM) and a local memory. Data are encrypted or decrypted by the PE array. This thesis presents Celator architecture, as well as its AES, DES, and SHA basic operations. Celator performances are then given and compared to other securitycircuits.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 108 pp. Englisch.

    • Idioma: Inglés

      Editorial: LAP LAMBERT Academic Publishing, 2010

      3838334884 / 9783838334882

      • Tapa blanda
      • Impresión bajo demanda

      Librería: AHA-BUCH GmbH, Einbeck, AlemaniaAHA-BUCH GmbH

      Vendedor de 5 estrellas
      Contactar con el vendedor

      Condición: Nuevo

      EUR 49,00

      Envío por EUR 60,90 
      Se envía de Alemania a Estados Unidos de America

      Cantidad disponible: 1 disponibles

      Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Nowadays hi-tech secure products need more services and more security. Furthermore the corresponding market is now oriented towards more flexibility. In this thesis we propose as novel solution a Multi-algorithm Cryptographic Co-processor called Celator. Celator is able to encrypt or decrypt data blocks using private key encryption algorithms such as Advanced Encryption Standard (AES) or Data Encryption Standard (DES). Moreover Celator allows condensing data using the Secure Hash Algorithms (SHA). These algorithms are frequently implemented in hi-tech secure products in software or in hardware mode. Celator belongs to the class of the flexible hardware implementations, and allows an user implementing its own cryptographic algorithm under specific conditions. Celator architecture is based on a 4x4 Processing Elements (PE) systolic array, a Controller with a Finite State Machine (FSM) and a local memory. Data are encrypted or decrypted by the PE array. This thesis presents Celator architecture, as well as its AES, DES, and SHA basic operations. Celator performances are then given and compared to other securitycircuits.