Ciprian seiculescu (3 resultados)
- Tapa blanda
Librería: preigu, Osnabrück, Alemaniapreigu
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 43,35
Envío por EUR 70,00Se envía de Alemania a Estados Unidos de AmericaCantidad disponible: 5 disponibles
Taschenbuch. Condición: Neu. Design Framework and Methodology for Synthesis of Networks-On-Chip | Synthesis of Networks-On-Chip on FPGA Platforms and 3D Integrated Chips | Ciprian Seiculescu | Taschenbuch | Englisch | VDM Verlag Dr. Müller | EAN 9783639241655 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher… Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu.
- Tapa blanda
- Impresión bajo demanda
Librería: moluna, Greven, Alemaniamoluna
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 39,24
Envío por EUR 48,99Se envía de Alemania a Estados Unidos de AmericaCantidad disponible: Más de 20 disponibles
Kartoniert / Broschiert. Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Seiculescu CiprianCiprian Seiculescu received his B.S. in automation and applied informatics in 2006 from University Politehnica of Timisoara (Romania). He received his M.S. in…computer science in 2008 from the Swiss Federal Instit.
- Tapa blanda
- Impresión bajo demanda
Librería: AHA-BUCH GmbH, Einbeck, AlemaniaAHA-BUCH GmbH
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 49,59
Envío por EUR 60,68Se envía de Alemania a Estados Unidos de AmericaCantidad disponible: 2 disponibles
Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - With the increasing demands of today and tomorrow s applications, chips become communication dominated. Traditional bus-based architectures are struggling because they cannot scale to application demands. New architectural paradigms were… developed to cope with communication demands, called Networks-on-Chips (NoC). NoC are micro networks that are inspired from general networks and which solve the scalability problem. Designers still have to cope with the complexity of systems and in order to meet the time-to-market constraint they need good design flows and tools to automate the design process of complex Multi Processor Systems-on-Chip (MPSoC). A method is presented to automate prototyping of NoCs on FPGAs. FPGA emulation was added to the back-end of the design flow as an alternative to full system simulation. The program designed to automate the generation of emulation platforms is discussed. Extensions to the front-end tool of the design flow that generates topologies from communication specifications are also presented. The tool was extended to generate topologies for 3D chips. The constraints necessary for this task and the results are discussed.
