Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority!

N� de ref. del art�culo S_444683159

Contactar al vendedor

Denunciar este art�culo

Detalles bibliogr�ficos

T�tulo: VLSI Test Principles and Architectures: Design for Testability (The Morgan Kaufmann Series In Systems On Silicon)
Editor: Morgan Kaufmann
Fecha de publicaci�n: 2006
Idioma: Ingl�s
ISBN 10: 0123705975
ISBN 13: 9780123705976
Encuadernaci�n: Hardcover
Estado: Good

Acerca de

Sinopsis

This book is a comprehensive guide to new DFT methods that will show the readers how to design a testable and quality product, drive down test cost, improve product quality and yield, and speed up time-to-market and time-to-volume.

Acerca de los autores

Laung-Terng Wang, Ph.D., is founder, chairman, and chief executive officer of SynTest Technologies, CA. He received his EE Ph.D. degree from Stanford University. A Fellow of the IEEE, he holds 18 U.S. Patents and 12 European Patents, and has co-authored/co-edited two internationally used DFT textbooks- VLSI Test Principles and Architectures (2006) and System-on-Chip Test Architectures (2007).

Kwang-Ting (Tim) Cheng, Ph.D., is a Professor and Chair of the Electrical and Computer Engineering Department at the University of California, Berkeley. A Fellow of the IEEE, he has published over 300 technical papers, co-authored three books, and holds 11 U.S. Patents.

"Sobre este t�tulo" puede pertenecer a otra edici�n de este libro.

Descripci�n de la librer�a

Half Price Books has been connecting readers to great books since 1972. Customer service is our top priority.

Ver la p�gina web de la librer�a

Informaci�n empresarial del vendedor

Half Price Books, Records, Magazines, Inc.
5803 E. Northwest Hwy., Dallas, TX, 75231, U.S.A.

Condiciones de venta y env�o

Condiciones de venta

Derecho a cancelaci�n

Condiciones de env�o

Tarifas de env�o de Estados Unidos de America a Espa�a

Tarifas de env�o de Estados Unidos de America a Espa�a
Cantidad del pedido	De 8 a 36 d�as h�biles	De 5 a 14 d�as h�biles
Primer art�culo	EUR 93.38	EUR 112.40

Los plazos de entrega los establecen los vendedores y var�an seg�n el transportista y la ubicaci�n. Los pedidos que pasan por la aduana pueden sufrir retrasos y los compradores son responsables de los aranceles o tarifas asociadas. Los vendedores pueden ponerse en contacto con usted en relaci�n con cargos adicionales para cubrir cualquier aumento en los costes de env�o de los art�culos.