Isbn: 9786203860917 - low power asynchronous viterbi decoder: asynchronous mode (5 resultados)

ISBN
Refinar con la Búsqueda avanzada

Filtrar la búsqueda

  • Libros (5)

  • Nuevo (5)

a

Intervalo de precios personalizado (EUR)

a

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2021

    6203860913 / 9786203860917

    • Tapa blanda

    Librería: preigu, Osnabrück, Alemaniapreigu

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 47,95

    Envío por EUR 70,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 5 disponibles

    Taschenbuch. Condición: Neu. Low Power Asynchronous Viterbi Decoder | Asynchronous Mode | Surekha Tadse (u. a.) | Taschenbuch | Englisch | 2021 | LAP LAMBERT Academic Publishing | EAN 9786203860917 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu.

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing Mai 2021, 2021

    6203860913 / 9786203860917

    • Tapa blanda
    • Impresión bajo demanda

    Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, AlemaniaBuchWeltWeit Ludwig Meier e.K.

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 54,90

    Envío por EUR 23,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 2 disponibles

    Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is about the designing of low power asynchronous Viterbi Decoder. Due to requirements of high speed, low power, low weight and long battery life a low power Viterbi decoders has a great demand in the communication field.In mobile communication system, the Viterbi decoder occupies greater chip area which directly related to the power loss. So we designed such a system which consumes less dynamic power and can be used in low power applications. Instead of using Global Clock the system is designed using Local clock by employing low power technique as 2 phase Level Encoded Dual Rail encoding with Minimum Transition Hybrid Register Exchange decoding method to reduce the switching activity and to avoid unnecessary memory operations so as to reduce dynamic power of decoder. The designed system has been tested with different input vectors and dynamic power is calculated for Synchronous and Asynchronous Viterbi decoder. The Comparative Power Analysis by different decoding methods proved that Asynchronous Viterbi decoder has less power consumption than Synchronous Viterbi Decoder. 96 pp. Englisch.

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2021

    6203860913 / 9786203860917

    • Tapa blanda
    • Impresión bajo demanda

    Librería: moluna, Greven, Alemaniamoluna

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 45,45

    Envío por EUR 48,99 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: Más de 20 disponibles

    Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Tadse SurekhaDr.Surekha Tadse is working as Assistant Professor in G H Raisoni College of Engineering, Nagpur, (MH), India. Her area of interest is Communication and VLSI. She published more than 30 papers in reputed Journals and Con.

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2021

    6203860913 / 9786203860917

    • Tapa blanda
    • Impresión bajo demanda

    Librería: AHA-BUCH GmbH, Einbeck, AlemaniaAHA-BUCH GmbH

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 79,05

    Envío por EUR 30,50 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 1 disponibles

    Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book is about the designing of low power asynchronous Viterbi Decoder. Due to requirements of high speed, low power, low weight and long battery life a low power Viterbi decoders has a great demand in the communication field.In mobile communication system, the Viterbi decoder occupies greater chip area which directly related to the power loss. So we designed such a system which consumes less dynamic power and can be used in low power applications. Instead of using Global Clock the system is designed using Local clock by employing low power technique as 2 phase Level Encoded Dual Rail encoding with Minimum Transition Hybrid Register Exchange decoding method to reduce the switching activity and to avoid unnecessary memory operations so as to reduce dynamic power of decoder. The designed system has been tested with different input vectors and dynamic power is calculated for Synchronous and Asynchronous Viterbi decoder. The Comparative Power Analysis by different decoding methods proved that Asynchronous Viterbi decoder has less power consumption than Synchronous Viterbi Decoder.

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing Mai 2021, 2021

    6203860913 / 9786203860917

    • Tapa blanda
    • Impresión bajo demanda

    Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemaniabuchversandmimpf2000

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 54,90

    Envío por EUR 60,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 1 disponibles

    Taschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book is about the designing of low power asynchronous Viterbi Decoder. Due to requirements of high speed, low power, low weight and long battery life a low power Viterbi decoders has a great demand in the communication field.In mobile communication system, the Viterbi decoder occupies greater chip area which directly related to the power loss. So we designed such a system which consumes less dynamic power and can be used in low power applications. Instead of using Global Clock the system is designed using Local clock by employing low power technique as 2 phase Level Encoded Dual Rail encoding with Minimum Transition Hybrid Register Exchange decoding method to reduce the switching activity and to avoid unnecessary memory operations so as to reduce dynamic power of decoder. The designed system has been tested with different input vectors and dynamic power is calculated for Synchronous and Asynchronous Viterbi decoder. The Comparative Power Analysis by different decoding methods proved that Asynchronous Viterbi decoder has less power consumption than Synchronous Viterbi Decoder.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 96 pp. Englisch.