ISBN: 9786132675354 - logic synthesis: register transfer level, logic gates, hardware description language, vhdl, verilog, bitstream (3 resultados)

- Tapa blanda
- Impresión bajo demanda
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, AlemaniaBuchWeltWeit Ludwig Meier e.K.
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 136,00
Envío por EUR 23,00Se envía de Alemania a Estados Unidos de AmericaCantidad disponible: 2 disponibles
Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware 88 pp. Englisch.

- Tapa blanda
- Impresión bajo demanda
Librería: AHA-BUCH GmbH, Einbeck, AlemaniaAHA-BUCH GmbH
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 143,03
Envío por EUR 35,00Se envía de Alemania a Estados Unidos de AmericaCantidad disponible: 1 disponible
Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Please note that the content of this book primarily consists of articlesavailable from Wikipedia or other free sources online. In electronicslogic synthesis is a process by which an abstract form of desiredcircuit behavior is turned into a design implementation in terms oflogic gates. Common examples of this process include synthesis of HDLsincluding VHDL and Verilog. Some tools can generate bitstreams forprogrammable logic devices such as PALs or FPGAs, while others targetthe creation of ASICs. Logic synthesis is one aspect of electronicdesign automation. The roots of logic synthesis can be traced to thetreatment of logic by George Boole, in what is now termed Booleanalgebra. In 1938, Claude Shannon showed that the two-valued Booleanalgebra can describe the operation of switching circuits. In the earlydays, logic design involved manipulating the truth table representationsas Karnaugh maps. The Karnaugh map-based minimization of logic is guidedby a set of rules on how entries in the maps can be combined. A humandesigner can typically only work with Karnaugh maps containing up tofour to six variables.…

- Tapa blanda
- Impresión bajo demanda
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemaniabuchversandmimpf2000
Contactar con el vendedorVendedor de 5 estrellasCondición: Nuevo
EUR 136,00
Envío por EUR 60,00Se envía de Alemania a Estados Unidos de AmericaCantidad disponible: 1 disponible
Taschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Please note that the content of this book primarily consists of articlesavailable from Wikipedia or other free sources online. In electronicslogic synthesis is a process by which an abstract form of desiredcircuit behavior is turned into a design implementation in terms oflogic gates. Common examples of this process include synthesis of HDLsincluding VHDL and Verilog. Some tools can generate bitstreams forprogrammable logic devices such as PALs or FPGAs, while others targetthe creation of ASICs. Logic synthesis is one aspect of electronicdesign automation. The roots of logic synthesis can be traced to thetreatment of logic by George Boole, in what is now termed Booleanalgebra. In 1938, Claude Shannon showed that the two-valued Booleanalgebra can describe the operation of switching circuits. In the earlydays, logic design involved manipulating the truth table representationsas Karnaugh maps. The Karnaugh map-based minimization of logic is guidedby a set of rules on how entries in the maps can be combined. A humandesigner can typically only work with Karnaugh maps containing up tofour to six variables.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 88 pp. Englisch.…