Isbn: 9783659683213 - design of a low power high speed alu (5 resultados)

ISBN: 
Refinar con la Búsqueda avanzada

Filtrar la búsqueda

  • Libros (5)

  • Nuevo (5)

a

Intervalo de precios personalizado (EUR)

a

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2015

    3659683213 / 9783659683213

    • Tapa blanda

    Librería: preigu, Osnabrück, Alemaniapreigu

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 36,35

    Envío por EUR 70,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 5 disponibles

    Taschenbuch. Condición: Neu. Design of a Low Power High Speed ALU | Manish Kumar | Taschenbuch | 80 S. | Englisch | 2015 | LAP LAMBERT Academic Publishing | EAN 9783659683213 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu.…

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing Feb 2015, 2015

    3659683213 / 9783659683213

    • Tapa blanda
    • Impresión bajo demanda

    Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, AlemaniaBuchWeltWeit Ludwig Meier e.K.

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 39,90

    Envío por EUR 23,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 2 disponibles

    Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book presents design of a low power high speed 1-bit ALU in 45nm CMOS technology. Low power high speed circuit design has emerged as a challenging and an emerging field among circuit designers and researchers. A 1-bit ALU is designed in 45nm CMOS technology by using CMOS, nMOS PTL and GDI circuit techniques and its performance characteristics such as power dissipation, delay, power-delay product and number of transistors are compared. GDI technique provides better performance characteristics for designing a low power high speed VLSI circuit. This circuit technique reduces power dissipation, delay, and it also maintains low complexity in the integrated circuit design. This technique is suitable for designing a low power high speed VLSI circuit by using very less number of transistors as compared to other circuit design techniques. This technique has emerged as an effective circuit technique for designing a low power high speed VLSI circuit. The contributions made in this book would help circuit designers and researchers in designing low power high speed integrated circuits. 80 pp. Englisch.…

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2015

    3659683213 / 9783659683213

    • Tapa blanda
    • Impresión bajo demanda

    Librería: moluna, Greven, Alemaniamoluna

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 34,25

    Envío por EUR 48,99 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: Más de 20 disponibles

    Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Kumar ManishManish Kumar, PhD, Indian School of Mines, Dhanbad, India. Presently working as an Assistant Professor in the Department of Electronics & Communication Engineering at North Eastern Regional Institute of Science & technolo.…

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing Feb 2015, 2015

    3659683213 / 9783659683213

    • Tapa blanda
    • Impresión bajo demanda

    Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemaniabuchversandmimpf2000

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 39,90

    Envío por EUR 60,00 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 1 disponible

    Taschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book presents design of a low power high speed 1-bit ALU in 45nm CMOS technology. Low power high speed circuit design has emerged as a challenging and an emerging field among circuit designers and researchers. A 1-bit ALU is designed in 45nm CMOS technology by using CMOS, nMOS PTL and GDI circuit techniques and its performance characteristics such as power dissipation, delay, power-delay product and number of transistors are compared. GDI technique provides better performance characteristics for designing a low power high speed VLSI circuit. This circuit technique reduces power dissipation, delay, and it also maintains low complexity in the integrated circuit design. This technique is suitable for designing a low power high speed VLSI circuit by using very less number of transistors as compared to other circuit design techniques. This technique has emerged as an effective circuit technique for designing a low power high speed VLSI circuit. The contributions made in this book would help circuit designers and researchers in designing low power high speed integrated circuits.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 80 pp. Englisch.…

  • Idioma: Inglés

    Editorial: LAP LAMBERT Academic Publishing, 2015

    3659683213 / 9783659683213

    • Tapa blanda
    • Impresión bajo demanda

    Librería: AHA-BUCH GmbH, Einbeck, AlemaniaAHA-BUCH GmbH

    Vendedor de 5 estrellas
    Contactar con el vendedor

    Condición: Nuevo

    EUR 39,90

    Envío por EUR 60,69 
    Se envía de Alemania a Estados Unidos de America

    Cantidad disponible: 1 disponible

    Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book presents design of a low power high speed 1-bit ALU in 45nm CMOS technology. Low power high speed circuit design has emerged as a challenging and an emerging field among circuit designers and researchers. A 1-bit ALU is designed in 45nm CMOS technology by using CMOS, nMOS PTL and GDI circuit techniques and its performance characteristics such as power dissipation, delay, power-delay product and number of transistors are compared. GDI technique provides better performance characteristics for designing a low power high speed VLSI circuit. This circuit technique reduces power dissipation, delay, and it also maintains low complexity in the integrated circuit design. This technique is suitable for designing a low power high speed VLSI circuit by using very less number of transistors as compared to other circuit design techniques. This technique has emerged as an effective circuit technique for designing a low power high speed VLSI circuit. The contributions made in this book would help circuit designers and researchers in designing low power high speed integrated circuits.…