ISBN: 9783639239232 - software and hardware architectures for fpga-based image processing (14 resultados)

Condición: New.

Paperback. Condición: New.

Condición: New.

Condición: New.

Taschenbuch. Condición: Neu. Software and Hardware Architectures for FPGA-based Image Processing | Khaled Benkrid (u. a.) | Taschenbuch | Einband - flex.(Paperback) | Englisch | 2010 | VDM Verlag Dr. Müller | EAN 9783639239232 | Verantwortliche Person für die EU: OmniScriptum GmbH & Co. KG, Bahnhofstr. 28, 66111 Saarbrücken, info[at]akademikerverlag[dot]de | Anbieter: preigu. …

Paperback. Condición: New.

Condición: As New. Unread book in perfect condition.

Paperback. Condición: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.

Condición: As New. Unread book in perfect condition.

PF. Condición: New. This item is printed on demand. Brand new book, sourced directly from publisher. Dispatch time is 6-7 days from our warehouse. Book will be sent in robust, secure packaging to ensure it reaches you securely.

PAP. Condición: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000.

PAP. Condición: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000.

Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Benkrid KhaledDr Khaled Benkrid is a Lecturer in Electronic Engineering at the University of Edinburgh. His research interests include high performance reconfigurable computing and electronic design automation. Dr. Benkrid holds .…

Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book presents the detailed design and implementation of an FPGA-based image and video co- processor. Central to this environment is a hierarchical library of efficient hardware architectures for image and video applications, and a Prolog-based hardware description notation called HIDE. The environment also includes a high level generator which takes image processing high level algorithm descriptions based on the abstractions of image algebra and translates automatically into a HIDE hardware description. The latter is then automatically translated into low level FPGA hardware in EDIF netlist format. Central to the satisfaction of the dual requirement of high level design and low level hardware efficiency is the novel concept of hardware skeletons, which act as a bridge between the two levels. These are reusable architectural frameworks, which can take function blocks and possibly other skeletons as parameters while encapsulating all of the low level hardware dependent optimisations. This is illustrated in this book through a real hardware implementation on a commercial FPGA board.…