Hardcover. VLSI systems are becoming very complex and difficult to test. Traditional stuck-at fault problems may be inadequate to model possible manufacturing defects in the integrated ciruit. Hierarchial models are needed that are easy to use at the transistor and functional levels. Stuck-open faults present severe testing problems in CMOS circuits, to overcome testing problems testable designs are utilized. Bridging faults are important due to the shrinking geometry of ICs. BIST PLA schemes have common features-controllability and observability - which are enhanced through additional logic and test points. Certain circuit topologies are more easily testable than others. The amount of reconvergent fan-out is a critical factor in determining realistic measures for determining test generation difficulty. Test implementation is usually left until after the VLSI data path has been synthesized into a structural description. This leads to investigation methodologies for performing design synthesis with test incorporation. These topics and more are discussed. This text explores VLSI fault modelling and testing techniques and covers such topics as: physical fault modelling and simulation for VSLI MOS circuits; designing CMOS gates to test open faults; testing bridging faults in VLSI; and testable design synthesis models. Shipping may be from our UK warehouse or from our Australian or US warehouses, depending on stock availability.

N� de ref. del art�culo 9780893917814

Contactar al vendedor

Denunciar este art�culo

Detalles bibliogr�ficos

T�tulo

VLSI Fault Modeling and Testing Techniques (Hardcover)

Editor

Bloomsbury Publishing Plc, Westport

Fecha de publicaci�n

1993

Idioma

Ingl�s

ISBN 10

0893917818

ISBN 13

9780893917814

Encuadernaci�n

Hardcover

Estado

new

Cat�logos de vendedores

Acerca de

Sinopsis

VLSI systems are becoming very complex and difficult to test. Traditional stuck-at fault problems may be inadequate to model possible manufacturing defects in the integrated ciruit. Hierarchial models are needed that are easy to use at the transistor and functional levels. Stuck-open faults present severe testing problems in CMOS circuits, to overcome testing problems testable designs are utilized. Bridging faults are important due to the shrinking geometry of ICs. BIST PLA schemes have common features-controllability and observability - which are enhanced through additional logic and test points. Certain circuit topologies are more easily testable than others. The amount of reconvergent fan-out is a critical factor in determining realistic measures for determining test generation difficulty. Test implementation is usually left until after the VLSI data path has been synthesized into a structural description. This leads to investigation methodologies for performing design synthesis with test incorporation. These topics and more are discussed.

Acerca del autor

brist /f George /i W.

"Sobre este t�tulo" puede pertenecer a otra edici�n de este libro.

Descripci�n de la librer�a

Online business

Ver la p�gina web de la librer�a

Informaci�n empresarial del vendedor

ABC BOOKS LIMITED
10 John Street, London, WC1N 2EB, United Kingdom

Condiciones de venta y env�o

Condiciones de venta

Orders can be returned within 30 days of receipt.

Derecho a cancelaci�n

Condiciones de env�o

Please note that titles are dispatched from our US, Canadian or Australian warehouses. Delivery times specified in shipping terms. Orders ship within 2 business days. Delivery to your door then takes 7-14 days.

Tarifas de env�o de Reino Unido a Espa�a

Tarifas de env�o de Reino Unido a Espa�a
Cantidad del pedido	De 7 a 60 d�as h�biles	De 7 a 14 d�as h�biles
Primer art�culo	EUR 34.55	EUR 42.61

Los plazos de entrega los establecen los vendedores y var�an seg�n el transportista y la ubicaci�n. Los pedidos que pasan por la aduana pueden sufrir retrasos y los compradores son responsables de los aranceles o tarifas asociadas. Los vendedores pueden ponerse en contacto con usted en relaci�n con cargos adicionales para cubrir cualquier aumento en los costes de env�o de los art�culos.