Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority!

N� de ref. del art�culo S_445888537

Contactar al vendedor

Denunciar este art�culo

Detalles bibliogr�ficos

T�tulo: ASIC Design and Synthesis: RTL Design Using Verilog
Editor: Springer
Fecha de publicaci�n: 2021
Idioma: Ingl�s
ISBN 10: 9813346418
ISBN 13: 9789813346413
Encuadernaci�n: hardcover
Estado: Good

Acerca de

Sinopsis

This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis.

Acerca del autor

Vaibbhav Taraate is an entrepreneur and mentor at “1 Rupee S T”. He holds B.E. (Electronics) degree from Shivaji University, Kolhapur (1995) and received a Gold Medal for standing first in all engineering branches. He completed his M.Tech. (Aerospace Control and Guidance) at the Indian Institute of Technology (IIT) Bombay, India, in 1999. He has over 18 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog , VHDL and SystemVerilog. He has worked with multinational corporations as a consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis and optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.

"Sobre este t�tulo" puede pertenecer a otra edici�n de este libro.

Descripci�n de la librer�a

Half Price Books has been connecting readers to great books since 1972. Customer service is our top priority.

Ver la p�gina web de la librer�a

Informaci�n empresarial del vendedor

Half Price Books, Records, Magazines, Inc.
5803 E. Northwest Hwy., Dallas, TX, 75231, U.S.A.

Condiciones de venta y env�o

Condiciones de venta

Derecho a cancelaci�n

Condiciones de env�o

Tarifas de env�o en Estados Unidos de America

Tarifas de env�o en Estados Unidos de America
Cantidad del pedido	De 4 a 14 d�as h�biles	De 2 a 6 d�as h�biles
Primer art�culo	EUR 3.20	EUR 5.96

Los plazos de entrega los establecen los vendedores y var�an seg�n el transportista y la ubicaci�n. Los pedidos que pasan por la aduana pueden sufrir retrasos y los compradores son responsables de los aranceles o tarifas asociadas. Los vendedores pueden ponerse en contacto con usted en relaci�n con cargos adicionales para cubrir cualquier aumento en los costes de env�o de los art�culos.