Design and Test Techniques for Very Large Scale Integration and Wafer Scale Integration (IEE computing series) - Tapa dura

Sinopsis

This book provides an up-to-date view of VLSI and WSI design and test methodologies, combining an introduction to the topics covered with an indication of current research directions and results. The coverage is thus suitable for undergraduates studying microelectronic systems design, for postgraduate researchers and for graduate engineers and managers seeking an overview or introduction to semi- and full-custom large-scale chip design. The contributions have been carefully chosen to take the reader from an introductory treatment of the gate array design route, very typically favoured by new entrants into the business of custom chip design, through a study of more ambitious design tools that allow the user to progress naturally to full-custom design. Having establihsed the style of design tools that are either in current use, or which are likely to set the future style of chip design packages, the book moves on to review the related fields of design-for-testability and fault tolerant VLSI design. The final section of the book deals with the concept of Wafer Scale Integration - WSI - which offers very exciting opportunities for devices of large system-scale complexities.

"Sinopsis" puede pertenecer a otra edición de este libro.