Artículos relacionados a Logic Synthesis for Low Power VLSI Designs
Sinopsis
Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints.
Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis.
"Sinopsis" puede pertenecer a otra edición de este libro.
Reseña del editor
Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints.
Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis.
"Sobre este título" puede pertenecer a otra edición de este libro.
Comprar nuevo
Ver este artículo
EUR 136,16
EUR 19,49 gastos de envío desde Alemania a España
Destinos, gastos y plazos de envíoOtras ediciones populares con el mismo título
Resultados de la búsqueda para Logic Synthesis for Low Power VLSI Designs
Imagen de archivo
Logic Synthesis for Low Power VLSI Designs
Publicado por
Kluwer Academic Publishers, Boston, 1998
ISBN 10: 0792380762
ISBN 13: 9780792380764
Antiguo o usado
Tapa dura
Librería: PsychoBabel & Skoob Books, Didcot, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
hardcover. Condición: Very Good. Estado de la sobrecubierta: No Dust Jacket. Name from previous owner on FEP. No dust jacket. Binding is very well preserved, pages clean and and crisp, and printing is tight, clean and bright throughout. Not noticeably different from like new. MB. Used. Nº de ref. del artículo: 248540
Cantidad disponible: 1 disponibles
Imagen de archivo
Logic Synthesis for Low Power VLSI Designs
Publicado por
Springer, 1997
ISBN 10: 0792380762
ISBN 13: 9780792380764
Antiguo o usado
Tapa dura
Original o primera edición
Librería: Better World Books, Mishawaka, IN, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: Good. 1st. Former library book; may include library markings. Used book that is in clean, average condition without any missing pages. Nº de ref. del artículo: 52856373-6
Cantidad disponible: 1 disponibles
Imagen del vendedor
Logic Synthesis for Low Power VLSI Designs
Impresión bajo demandaLibrería: moluna, Greven, Alemania
Calificación del vendedor: 5 de 5 estrellas
Gebunden. Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD t. Nº de ref. del artículo: 5970654
Cantidad disponible: Más de 20 disponibles
Imagen del vendedor
Logic Synthesis for Low Power VLSI Designs
Librería: thebookforest.com, San Rafael, CA, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Well packaged and promptly shipped from California. US veteran operated. Nº de ref. del artículo: 1LAGBP001FYN
Cantidad disponible: 1 disponibles
Imagen de archivo
Logic Synthesis for Low Power VLSI Designs
Librería: Ria Christie Collections, Uxbridge, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: New. In. Nº de ref. del artículo: ria9780792380764_new
Cantidad disponible: Más de 20 disponibles
Imagen del vendedor
Logic Synthesis for Low Power VLSI Designs
Impresión bajo demandaLibrería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
Calificación del vendedor: 5 de 5 estrellas
Buch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints. Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis. 260 pp. Englisch. Nº de ref. del artículo: 9780792380764
Cantidad disponible: 2 disponibles
Imagen del vendedor
Logic Synthesis for Low Power VLSI Designs
Publicado por
Springer US, Springer US, 1997
ISBN 10: 0792380762
ISBN 13: 9780792380764
Nuevo
Tapa dura
Librería: AHA-BUCH GmbH, Einbeck, Alemania
Calificación del vendedor: 5 de 5 estrellas
Buch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints. Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis. Nº de ref. del artículo: 9780792380764
Cantidad disponible: 1 disponibles
Imagen del vendedor
Logic Synthesis for Low Power VLSI Designs
Publicado por
Springer US, Springer New York Nov 1997, 1997
ISBN 10: 0792380762
ISBN 13: 9780792380764
Nuevo
Tapa dura
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
Calificación del vendedor: 5 de 5 estrellas
Buch. Condición: Neu. Neuware -Logic Synthesis for Low Power VLSI Designs presents a systematic and comprehensive treatment of power modeling and optimization at the logic level. More precisely, this book provides a detailed presentation of methodologies, algorithms and CAD tools for power modeling, estimation and analysis, synthesis and optimization at the logic level. Logic Synthesis for Low Power VLSI Designs contains detailed descriptions of technology-dependent logic transformations and optimizations, technology decomposition and mapping, and post-mapping structural optimization techniques for low power. It also emphasizes the trade-off techniques for two-level and multi-level logic circuits that involve power dissipation and circuit speed, in the hope that the readers can better understand the issues and ways of achieving their power dissipation goal while meeting the timing constraints.Logic Synthesis for Low Power VLSI Designs is written for VLSI design engineers, CAD professionals, and students who have had a basic knowledge of CMOS digital design and logic synthesis.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 256 pp. Englisch. Nº de ref. del artículo: 9780792380764
Cantidad disponible: 2 disponibles
Imagen de archivo
Logic Synthesis for Low Power VLSI Designs
Librería: Lucky's Textbooks, Dallas, TX, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: ABLIING23Feb2416190185002
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Logic Synthesis for Low Power VLSI Designs
Librería: BennettBooksLtd, North Las Vegas, NV, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
hardcover. Condición: New. In shrink wrap. Looks like an interesting title! Nº de ref. del artículo: Q-0792380762
Cantidad disponible: 1 disponibles