Librería: Lucky's Textbooks, Dallas, TX, Estados Unidos de America
EUR 122,20
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
EUR 128,53
Cantidad disponible: 1 disponibles
Añadir al carritohardcover. Condición: Good. Connecting readers with great books since 1972! Used textbooks may not include companion materials such as access codes, etc. May have some wear or writing/highlighting. We ship orders daily and Customer Service is our top priority!
Librería: Books Puddle, New York, NY, Estados Unidos de America
EUR 132,06
Cantidad disponible: 1 disponibles
Añadir al carritoCondición: New. pp. 564.
Librería: Ria Christie Collections, Uxbridge, Reino Unido
EUR 126,16
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. In.
EUR 139,23
Cantidad disponible: 1 disponibles
Añadir al carritoCondición: New. pp. 564 52:B&W 6.14 x 9.21in or 234 x 156mm (Royal 8vo) Case Laminate on White w/Gloss Lam.
EUR 142,48
Cantidad disponible: 1 disponibles
Añadir al carritoCondición: New. pp. 564.
Publicado por Springer International Publishing, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Idioma: Inglés
Librería: moluna, Greven, Alemania
EUR 107,09
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
Librería: Ria Christie Collections, Uxbridge, Reino Unido
EUR 156,65
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. In.
Librería: Lucky's Textbooks, Dallas, TX, Estados Unidos de America
EUR 176,31
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
Publicado por Springer International Publishing, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Idioma: Inglés
Librería: preigu, Osnabrück, Alemania
EUR 111,15
Cantidad disponible: 5 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. SVA: The Power of Assertions in SystemVerilog | Eduard Cerny (u. a.) | Taschenbuch | xix | Englisch | 2016 | Springer International Publishing | EAN 9783319331096 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
EUR 168,18
Cantidad disponible: 1 disponibles
Añadir al carritoHardcover. Condición: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
Publicado por Springer International Publishing, Springer International Publishing, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Idioma: Inglés
Librería: AHA-BUCH GmbH, Einbeck, Alemania
EUR 128,39
Cantidad disponible: 1 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.
EUR 183,67
Cantidad disponible: 2 disponibles
Añadir al carritoPaperback. Condición: Brand New. 2nd reprint edition. 612 pages. 9.25x6.10x1.38 inches. In Stock.
Publicado por Springer International Publishing, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Idioma: Inglés
Librería: moluna, Greven, Alemania
EUR 149,85
Cantidad disponible: Más de 20 disponibles
Añadir al carritoGebunden. Condición: New.
EUR 191,54
Cantidad disponible: 1 disponibles
Añadir al carritoPaperback. Condición: Like New. Like New. book.
Librería: Books Puddle, New York, NY, Estados Unidos de America
EUR 237,18
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. pp. 609.
Librería: Books Puddle, New York, NY, Estados Unidos de America
EUR 240,61
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. 2nd Edition NO-PA03JAN2015-KAP.
Publicado por Springer International Publishing, Springer International Publishing Sep 2014, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Idioma: Inglés
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
EUR 181,89
Cantidad disponible: 2 disponibles
Añadir al carritoBuch. Condición: Neu. Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties.The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 612 pp. Englisch.
Publicado por Springer International Publishing, Springer Nature Switzerland, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Idioma: Inglés
Librería: AHA-BUCH GmbH, Einbeck, Alemania
EUR 181,89
Cantidad disponible: 1 disponibles
Añadir al carritoBuch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.
EUR 264,73
Cantidad disponible: 2 disponibles
Añadir al carritoHardcover. Condición: Brand New. 2nd edition. 612 pages. 9.25x6.10x1.40 inches. In Stock.
EUR 256,94
Cantidad disponible: 1 disponibles
Añadir al carritoHardcover. Condición: Like New. Like New. book.
Publicado por Springer International Publishing, Springer International Publishing Aug 2016, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Idioma: Inglés
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
EUR 128,39
Cantidad disponible: 2 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students. 612 pp. Englisch.
Publicado por Springer International Publishing, Springer International Publishing Aug 2016, 2016
ISBN 10: 3319331094 ISBN 13: 9783319331096
Idioma: Inglés
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
EUR 128,39
Cantidad disponible: 1 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties.The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 612 pp. Englisch.
Publicado por Springer International Publishing, Springer Nature Switzerland Sep 2014, 2014
ISBN 10: 3319071386 ISBN 13: 9783319071381
Idioma: Inglés
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
EUR 181,89
Cantidad disponible: 2 disponibles
Añadir al carritoBuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is a comprehensive guide to assertion-based verification of hardware designs using System Verilog Assertions (SVA). It enables readers to minimize the cost of verification by using assertion-based techniques in simulation testing, coverage collection and formal analysis. The book provides detailed descriptions of all the language features of SVA, accompanied by step-by-step examples of how to employ them to construct powerful and reusable sets of properties. The book also shows how SVA fits into the broader System Verilog language, demonstrating the ways that assertions can interact with other System Verilog components. The reader new to hardware verification will benefit from general material describing the nature of design models and behaviors, how they are exercised, and the different roles that assertions play. This second edition covers the features introduced by the recent IEEE 1800-2012.System Verilog standard, explaining in detail the new and enhanced assertion constructs. The book makes SVA usable and accessible for hardware designers, verification engineers, formal verification specialists and EDA tool developers. With numerous exercises, ranging in depth and difficulty, the book is also suitable as a text for students. 612 pp. Englisch.
Librería: Majestic Books, Hounslow, Reino Unido
EUR 255,15
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. Print on Demand pp. 609.
Librería: Majestic Books, Hounslow, Reino Unido
EUR 257,27
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. Print on Demand.
Librería: Biblios, Frankfurt am main, HESSE, Alemania
EUR 258,41
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. PRINT ON DEMAND pp. 609.
Librería: Biblios, Frankfurt am main, HESSE, Alemania
EUR 260,37
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. PRINT ON DEMAND.