Librería: Ria Christie Collections, Uxbridge, Reino Unido
EUR 139,38
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. In.
Librería: Books Puddle, New York, NY, Estados Unidos de America
EUR 198,51
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. 1st ed. 2021 edition NO-PA16APR2015-KAP.
EUR 131,05
Cantidad disponible: 5 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. ASIC Design and Synthesis | RTL Design Using Verilog | Vaibbhav Taraate | Taschenbuch | xxi | Englisch | 2022 | Springer Singapore | EAN 9789813346444 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
Idioma: Inglés
Publicado por Springer Nature Singapore, Springer Nature Singapore, 2022
ISBN 10: 9813346442 ISBN 13: 9789813346444
Librería: AHA-BUCH GmbH, Einbeck, Alemania
EUR 153,90
Cantidad disponible: 1 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book describes simple to complex ASIC design practical scenarios using Verilog.Itbuilds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, thecontentsprovide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance.Italso covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis.
Librería: Brook Bookstore On Demand, Napoli, NA, Italia
EUR 118,26
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: new. Questo è un articolo print on demand.
Idioma: Inglés
Publicado por Springer Nature Singapore, Springer Nature Singapore Jan 2022, 2022
ISBN 10: 9813346442 ISBN 13: 9789813346444
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
EUR 149,79
Cantidad disponible: 2 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book describes simple to complex ASIC design practical scenarios using Verilog.Itbuilds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, thecontentsprovide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance.Italso covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis. 352 pp. Englisch.
Idioma: Inglés
Publicado por Springer Nature Singapore, 2022
ISBN 10: 9813346442 ISBN 13: 9789813346444
Librería: moluna, Greven, Alemania
EUR 124,20
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Unique to interpretation of ASIC design using VerilogPractical ASIC design scenarios and issues and helpful to professionalsMore than 150 practical examples for ASIC design, Synthesis and timing analysisKey case studies in the generi.
Librería: Majestic Books, Hounslow, Reino Unido
EUR 206,61
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. Print on Demand.
Idioma: Inglés
Publicado por Springer Nature Singapore, Springer Nature Singapore Jan 2022, 2022
ISBN 10: 9813346442 ISBN 13: 9789813346444
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
EUR 149,79
Cantidad disponible: 1 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 352 pp. Englisch.
Librería: Biblios, Frankfurt am main, HESSE, Alemania
EUR 207,20
Cantidad disponible: 4 disponibles
Añadir al carritoCondición: New. PRINT ON DEMAND.