VLSI Physical Design: From Graph Partitioning to Timing Closure

Kahng, Andrew B. B.; Lienig, Jens; Markov, Igor L.; Hu, Jin

ISBN 10: 9400790201 ISBN 13: 9789400790209

Editorial: Springer, 2014

Idioma: Ingl�s

Condici�n: Nuevo Encuadernaci�n de tapa blanda

Guardar para m�s tarde

Vendido por California Books, Miami, FL, Estados Unidos de America

Vendedor de AbeBooks desde 27 de octubre de 2023

Calificaci�n del vendedor: 5 de 5 estrellas

Ver los art�culos de este vendedor

Ver todos los ejemplares de este libro

Nuevos - Encuadernaci�n de tapa blanda

Condici�n: Nuevo

Precio: EUR 103,74 Convertir moneda

Gratis gastos de env�o en Estados Unidos de America Destinos, gastos y plazos de env�o

Cantidad disponible: M�s de 20 disponibles

A�adir al carrito

Guardar para m�s tarde

Descripci�n

N� de ref. del art�culo I-9789400790209

Contactar al vendedor

Denunciar este art�culo

Detalles bibliogr�ficos

T�tulo

VLSI Physical Design: From Graph Partitioning to Timing Closure

Editor

Springer

Fecha de publicaci�n

2014

Idioma

Ingl�s

ISBN 10

9400790201

ISBN 13

9789400790209

Encuadernaci�n

Encuadernaci�n de tapa blanda

Estado

New

Cat�logos de vendedores

Acerca de

Sinopsis

Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are becoming more prominent as a result of semiconductor scaling. Modern chip design has become so complex that it is largely performed by specialized software, which is frequently updated to address advances in semiconductor technologies and increased problem complexities. A user of such software needs a high-level understanding of the underlying mathematical models and algorithms. On the other hand, a developer of such software must have a keen understanding of computer science aspects, including algorithmic performance bottlenecks and how various algorithms operate and interact.

"VLSI Physical Design: From Graph Partitioning to Timing Closure"

introduces and compares algorithms that are used during the physical design phase of integrated-circuit design, wherein a geometric chip layout is produced starting from an abstract circuit design. The emphasis is on essential and fundamental techniques, ranging from hypergraph partitioning and circuit placement to timing closure.

Acerca del autor

Andrew B. Kahng is Professor of CSE and ECE at UC San Diego, where he holds the endowed chair in High-Performance Computing. He has served as visiting scientist at Cadence (1995-1997) and as founder, chairman and CTO at Blaze DFM (2004-2006).

Jens Lienig is Professor of Electrical Engineering at TU Dresden. He is also the director of the Institute of Electromechanical and Electronic Design at TUD. He has worked as project manager at Tanner Research, Inc. (1996-1999) and Robert Bosch GmbH (1999-2002).

Igor L. Markov is a Professor of Electrical Engineering and Computer Science at the University of Michigan. He has worked at Google (2014-2017) and has been with Facebook since 2018.

Jin Hu was a PhD student at the Computer Science and Engineering (CSE) Division at the University of Michigan. Afterwards, she has been with IBM Corp. (2013-2017) and Bloomberg L.P.

"Sobre este t�tulo" puede pertenecer a otra edici�n de este libro.

Descripci�n de la librer�a

We have 20 years experience selling books worldwide! Friendly customer support. Your satisfaction guaranteed!

Ver la p�gina web de la librer�a

Informaci�n empresarial del vendedor

Miramar International Services LLC

Condiciones de venta y env�o

Condiciones de venta

www.californiabooks.com

Derecho a cancelaci�n

Condiciones de env�o

www.californiabooks.com

Tarifas de env�o en Estados Unidos de America

Tarifas de env�o en Estados Unidos de America
Cantidad del pedido	De 3 a 7 d�as h�biles	De 2 a 5 d�as h�biles
Primer art�culo	EUR 0.00	EUR 10.24

Los plazos de entrega los establecen los vendedores y var�an seg�n el transportista y la ubicaci�n. Los pedidos que pasan por la aduana pueden sufrir retrasos y los compradores son responsables de los aranceles o tarifas asociadas. Los vendedores pueden ponerse en contacto con usted en relaci�n con cargos adicionales para cubrir cualquier aumento en los costes de env�o de los art�culos.