Imagen del editor

Symbolic Analysis and Reduction of VLSI Circuits


0 valoraciones por Goodreads
ISBN 10: 1441936718 / ISBN 13: 9781441936714
Editorial: Springer, 2010
Nuevos Condición: NEW Encuadernación de tapa blanda
Librería: Herb Tandree Philosophy Books (Stroud, GLOS, Reino Unido)

Librería en AbeBooks desde: 30 de septiembre de 1997

Cantidad: 1

Comprar nuevo
Precio recomendado: 179.00
Precio: EUR 148,68 Convertir moneda
Gastos de envío: EUR 9,09 De Reino Unido a Estados Unidos de America Destinos, gastos y plazos de envío
Añadir al carrito


9781441936714 This listing is a new book, a title currently in-print which we order directly and immediately from the publisher. N° de ref. de la librería HTANDREE0296213

Hacer una pregunta a la librería

Detalles bibliográficos

Título: Symbolic Analysis and Reduction of VLSI ...

Editorial: Springer

Año de publicación: 2010

Encuadernación: Paperback

Condición del libro:NEW

Acerca de


Symbolic analysis is an intriguing topic in VLSI designs.

The analysis methods are crucial for the applications to the parasitic reduction and analog circuit evaluation. However, analyzing circuits symbolically remains a challenging research issue. Therefore, in this book, we survey the recent results as the progress of on-going works rather than as the solution of the field.

For parasitic reduction, we approximate a huge amount of electrical parameters into a simplified RLC network. This reduction allows us to handle very large integrated circuits with given memory capacity and CPU time. A symbolic analysis approach reduces the circuit according to the network topology. Thus, the designer can maintain the meaning of the original network and perform the analysis hierarchically.

For analog circuit designs, symbolic analysis provides the relation between the tunable parameters and the characteristics of the circuit. The analysis allows us to optimize the circuit behavior.

The book is divided into three parts. Part I touches on the basics of circuit analysis in time domain and in s domain. For an s domain expression, the Taylor's expansion with s approaching infinity is equivalent to the time domain solution after the inverse Laplace transform. On the other hand, the Taylor's expansion when s approaches zero derives the moments of the output responses in time domain.

Part II focuses on the techniques for parasitic reduction.

In Chapter 2, we present the approximation methods to match

the first few moments with reduced circuit orders.

In Chapter 3, we apply the Y-Delta transformation to reduce the dynamic linear network. The method finds the exact values of the low order coefficients of the numerator and denominator of the transfer function and thus matches part of the moments. In Chapter 4, we handle two major issues of the Y-Delta

transformation: common factors in fractional expressions and round-off errors. Chapter 5 explains the stability of the reduced expression, in particular the Ruth-Hurwitz Criterion. We make an effort to describe the proof of the Criterion because the details are omitted in most of the contemporary textbooks. In Chapter 6, we present techniques to synthesize circuits to approximate the reduced expressions after the transformation.

In Part III, we discuss symbolic generation of the determinants and cofactors for the application to analog designs. In Chapter 7, we depict the classical topological analysis approach. In Chapter 8, we describe a determinant decision diagram approach that exploits the sparsity of the matrix to accelerate the computation. In Chapter 9, we take only significant terms when we search through

determinant decision diagram to approximate the solution.

In Chapter 10, we extend the determinant decision diagram

to a hierarchical model. The construction of the modules through the hierarchy is similar to the Y-Delta transformation in the sense that a byproduct of common factors appears in the numerator and denominator. Therefore, we describe the method to prune the common factors.

From the Back Cover:

The IC industry, including digital and analog circuit design houses, electrical design automation software vendors, library and IP providers, and foundries all face grand challenges in designing nanometer VLSI systems.

The design productivity gap between nanometer VLSI technologies and today’s design capabilities mainly comes from the exponentially growing complexity of VLSI systems due to relentless pushing for integration. The physical effects on the performance and reliability of these systems are becoming more pronounced. Efficient modeling and reduction of both the passive and active circuits is essential for hierarchical and IP-based reuse design paradigms. 

Symbolic Analysis and Reducation of VLSI Circuits presents the symbolic approach to the modeling and reduction of both the passive parasitic linear networks and active analog circuits. It reviews classic symbolic analysis methods and presents state-of-art developments for interconnect reduction and the behavioral modeling of active analog circuits. The text includes the most updated discoveries such as Y-Delta transformation and DDD-graph symbolic representation which allow analysis and modeling of much larger circuitry than ever before.

"Sobre este título" puede pertenecer a otra edición de este libro.

Descripción de la librería

All items have been carefully inspected but any found to be unsatisfactory, for whatever reasons, may be returned, please contact us on how to return a book. Our books are listed in pounds sterling, and besides accepting payment via credit card and personal UK cheque - alternative ways: (1) we are happy to invoice you in Euros, and you can either pay us via int'l bank transfer (IBAN/BIC codes will be on the invoice), or a euro cheque drawn on your personal account; (2) we can also bill in US dollars, and payment can be made with a USD personal cheque (there is a bank conversion fee added on for this means). All orders will be acknowledged, prices are net, p/p + insturance extra. Shipping prices quoted on ABE are for various air economy rates. These are for unsecured services, quotes for secured (tracked) services can be quoted for upon request, these can be quite reasonable on hearvier book parcels.

Ver la página web de la librería

Condiciones de venta:

Herb Tandree Philosophy Books, Herb Tandree, Sole Trader, Proprietor
Fromehall Mill, Blk 2, Rm 9 - Lodgemore Lane - Stroud, Glos. GL5 3EH, U.K. - tel: 0044 [0]453 764 932 - fax same as phone
VAT: GB783415417

Books sent on approval, packing and post extra, alternative payment means and billing in different currencies are noted above.

Condiciones de envío:

Shipping costs are based on books weighing 2.2 LB, or 1 KG. If your book order is heavy or oversized, we may contact you to let you know extra shipping is required.

Todos los libros de esta librería

Métodos de pago
aceptados por la librería

Visa Mastercard American Express Carte Bleue