Paperback. Now in a thoroughly revised second edition, this practical practitioner guide provides a comprehensive overview of the SoC design process. It explains end-to-end system on chip (SoC) design processes and includes updated coverage of design methodology, the design environment, EDA tool flow, design decisions, choice of design intellectual property (IP) cores, sign-off procedures, and design infrastructure requirements. The second edition provides new information on SOC trends and updated design cases. Coverage also includes critical advanced guidance on the latest UPF-based low power design flow, challenges of deep submicron technologies, and 3D design fundamentals, which will prepare the readers for the challenges of working at the nanotechnology scale. A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide, Second Edition provides engineers who aspire to become VLSI designers with all the necessary information and details of EDA tools. It willbe a valuable professional reference for those working on VLSI design and verification portfolios in complex SoC designs It explains end-to-end system on chip (SoC) design processes and includes updated coverage of design methodology, the design environment, EDA tool flow, design decisions, choice of design intellectual property (IP) cores, sign-off procedures, and design infrastructure requirements. Shipping may be from multiple locations in the US or from the UK, depending on stock availability.

N� de ref. del art�culo 9783031183652

Contactar al vendedor

Denunciar este art�culo

Detalles bibliogr�ficos

T�tulo

A Practical Approach to VLSI System on Chip (SoC) Design (Paperback)

Editor

Springer International Publishing AG, Cham

Fecha de publicaci�n

2023

Idioma

Ingl�s

ISBN 10

3031183657

ISBN 13

9783031183652

Encuadernaci�n

Paperback

Edici�n

2� Edici�n

Estado

new

Cat�logos de vendedores

Acerca de

Sinopsis

Now in a thoroughly revised second edition, this practical practitioner guide provides a comprehensive overview of the SoC design process. It explains end-to-end system on chip (SoC) design processes and includes updated coverage of design methodology, the design environment, EDA tool flow, design decisions, choice of design intellectual property (IP) cores, sign-off procedures, and design infrastructure requirements. The second edition provides new information on SOC trends and updated design cases. Coverage also includes critical advanced guidance on the latest UPF-based low power design flow, challenges of deep submicron technologies, and 3D design fundamentals, which will prepare the readers for the challenges of working at the nanotechnology scale.

A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide, Second Edition provides engineers who aspire to become VLSI designers with all the necessary information and details of EDA tools. It willbe a valuable professional reference for those working on VLSI design and verification portfolios in complex SoC designs

Acerca del autor

Veena S. Chakravarthi is the co-founder and advisor of SenseSemi Technologies, Bangalore. She is a VLSI system architect. She holds a doctoral degree from Bangalore University for her research on generalized power optimization design methodologies for application-specific integrated circuits. Over the years, she has established herself as a leading system architect of communications, optical, and wireless semiconductor solutions with a wide range of expertise in high-performance and low-power systems on chips (SoCs). She started her career at ITI Limited, a premier public sector company, and later joined MindTree Consulting, where she developed wireless IPs in Bluetooth and WLAN technologies. She has worked for Centillium India Limited and Transwitch India Limited, where she was involved in developing Gigabit EPON chipsets and communication processors. She has been a technical consultant for the companies Ikanos Communications and Periera Ventures and vice president of Asarva Chips & Technologies. Dr. Chakravarthi has filed six patents and has two granted patents in the United States and India for inventions in VLSI and IoMT solutions. She is the author of the books A Practical Approach to VLSI System on Chip (SoC) Design: A Comprehensive Guide (Springer, 2019), Internet of Things and M2M Communication Technologies (Springer, 2021), and SoC Physical Design: A Comprehensive Guide (Springer, 2022). She has authored numerous papers on VLSI and healthcare and has held chair and vice-chair positions with the IEEE Nanotechnology Council (NTC), Bangalore Section. She is a senior IEEE member.

"Sobre este t�tulo" puede pertenecer a otra edici�n de este libro.

Descripci�n de la librer�a

Ver la p�gina web de la librer�a

Informaci�n empresarial del vendedor

APOLLO ONLINE CORP.
605 Geddes Street, Wilmington, DE, 19805, U.S.A.

Condiciones de venta y env�o

Condiciones de venta

We guarantee the condition of every book as it�s described on the Abebooks web sites. If you�ve changed
your mind about a book that you�ve ordered, please use the Ask bookseller a question link to contact us
and we�ll respond within 2 business days.
Books ship from California and Michigan.

Derecho a cancelaci�n

Condiciones de env�o

Orders usually ship within 2 business days. All books within the US ship free of charge. Delivery is 4-14 business days anywhere in the United States.

Books ship from California and Michigan.

If your book order is heavy or oversized, we may contact you to let you know extra shipping is required.

Tarifas de env�o en Estados Unidos de America

Tarifas de env�o en Estados Unidos de America
Cantidad del pedido	De 6 a 16 d�as h�biles	De 6 a 14 d�as h�biles
Primer art�culo	EUR 0.00	EUR 0.00

Los plazos de entrega los establecen los vendedores y var�an seg�n el transportista y la ubicaci�n. Los pedidos que pasan por la aduana pueden sufrir retrasos y los compradores son responsables de los aranceles o tarifas asociadas. Los vendedores pueden ponerse en contacto con usted en relaci�n con cargos adicionales para cubrir cualquier aumento en los costes de env�o de los art�culos.