Book is in good condition and may include underlining highlighting and minimal wear. The book can also include "From the library of" labels. May not contain miscellaneous items toys, dvds, etc. . We offer 100% money back guarantee and 24 7 customer service.

N� de ref. del art�culo ZBV.1558609253.G

Contactar al vendedor

Denunciar este art�culo

Detalles bibliogr�ficos

T�tulo

Modeling Embedded Systems and SoC's: Concurrency and Time in Models of Computation (Systems on Silicon)

Editor

Morgan Kaufmann

Fecha de publicaci�n

2003

Idioma

Ingl�s

ISBN 10

1558609253

ISBN 13

9781558609259

Encuadernaci�n

Encuadernaci�n de tapa dura

Estado

good

Cat�logos de vendedores

Acerca de

Sinopsis

Over the last decade, advances in the semiconductor fabrication process have led to the realization of true system-on-a-chip devices. But the theories, methods and tools for designing, integrating and verifying these complex systems have not kept pace with our ability to build them. System level design is a critical component in the search for methods to develop designs more productively. However, there are a number of challenges that must be overcome in order to implement system level modeling. This book directly addresses that need by developing organizing principles for understanding, assessing, and comparing the different models of computation necessary for system level modeling. Dr. Axel Jantsch identifies the representation of time as the essential feature for distinguishing these models. After developing this conceptual framework, he presents a single formalism for representing very different models, allowing them to be easily compared. As a result, designers, students, and researchers are able to identify the role and the features of the "right" model of computation for the task at hand.

Acerca del autor

Axel Jantsch received a Dipl.Ing. in 1988 and a Dr. Tech. degree in 1992 from the Technical University of Vienna. Between 1993 and 1995 he received the Alfred Schr�dinger scholarship from the Austrian Science Foundation as a guest researcher at the Royal Institute of Technology (KTH) in Stockholm. From 1995 through 1997 he was with Siemens Austria in Vienna as a system validation engineer. From 1997 to 2002 he was as Associate Professor at KTH, and since December 2002 he has served as Professor in Electronic System Design. Jantsch has published in the areas of VLSI design and synthesis, system level specification, modeling and validation, HW/SW codesign and cosynthesis, reconfigurable computing, processor design and networks-on-chip. For several years he has been a program committee member of FDL and DATE conferences. He has served as TPC chair of SSDL/FDL 2000 and is Subject Area Editor for the Journal of Systems Architecture. At KTH, Jantsch is heading a number of research projects in the areas of system level specification, design, synthesis, validation and network-on-chip architecture. From 1999 to 2002, he served as program manager of the Swedish research program Integrated Electronic Systems with a 4-year budget of 12 million Euro.

"Sobre este t�tulo" puede pertenecer a otra edici�n de este libro.

Descripci�n de la librer�a

Zoom Books Company operates as an online book store striving to provide top tier customer service. We respond to all inquiries and resolve any complaints in a timely manner. Thank you for shopping with us!

Ver la p�gina web de la librer�a

Informaci�n empresarial del vendedor

Acirassi Books Ltd.
918 16th Ave NW, #25, Calgary, AB, T2M 0K3, Canada

Condiciones de venta y env�o

Condiciones de venta

Derecho a cancelaci�n

Condiciones de env�o

Tarifas de env�o en Estados Unidos de America

Tarifas de env�o en Estados Unidos de America
Cantidad del pedido	De 4 a 8 d�as h�biles	De 2 a 6 d�as h�biles
Primer art�culo	EUR 0.00	EUR 4.26

Los plazos de entrega los establecen los vendedores y var�an seg�n el transportista y la ubicaci�n. Los pedidos que pasan por la aduana pueden sufrir retrasos y los compradores son responsables de los aranceles o tarifas asociadas. Los vendedores pueden ponerse en contacto con usted en relaci�n con cargos adicionales para cubrir cualquier aumento en los costes de env�o de los art�culos.