Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students.
Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and discrete mathematics.
A unique feature of this text is the large collection of solved problems.
Throughout the text the algorithms covered are the subject of one or more problems based on the use of available synthesis programs.

Rese�a del editor

"Sobre este t�tulo" puede pertenecer a otra edici�n de este libro.

Descripci�n de la librer�a

We specialise in General Interest Books from South Asian countries.

Ver la p�gina web de la librer�a

Informaci�n empresarial del vendedor

BOOKS AND PERIODICALS AGENCY LTD
90 Barnet Gate Lane, Barnet, EN5 2AX, United Kingdom

Condiciones de venta y env�o

Condiciones de venta

Returns accepted if you are not satisfied with the Service or Book.

Derecho a cancelaci�n

Condiciones de env�o

Best packaging and fast delivery

Tarifas de env�o de Reino Unido a Estados Unidos de America

Tarifas de env�o de Reino Unido a Estados Unidos de America
Cantidad del pedido	De 14 a 45 d�as h�biles	De 5 a 10 d�as h�biles
Primer art�culo	EUR 7.48	EUR 11.33

Los plazos de entrega los establecen los vendedores y var�an seg�n el transportista y la ubicaci�n. Los pedidos que pasan por la aduana pueden sufrir retrasos y los compradores son responsables de los aranceles o tarifas asociadas. Los vendedores pueden ponerse en contacto con usted en relaci�n con cargos adicionales para cubrir cualquier aumento en los costes de env�o de los art�culos.