Digital System Test and Testable Design: Using HDL Models and Architectures
Navabi, Zainalabedin
ISBN 10: 1441975470 ISBN 13: 9781441975478
Editorial: Springer, 2010
Usado
hardcover
Librería:
Textbooks_Source, Columbia, MO, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Vendedor de AbeBooks desde 10 de noviembre de 2017
Este artículo en concreto ya no está disponible.
Descripción
Descripción:
Ships in a BOX from Central Missouri! May not include working access code. Will not include dust jacket. Has used sticker(s) and some writing or highlighting. UPS shipping for most packages, (Priority Mail for AK/HI/APO/PO Boxes). N° de ref. del artículo 001217224U
Sinopsis:
This book is about digital system testing and testable design. The concepts of testing and testability are treated together with digital design practices and methodologies. The book uses Verilog models and testbenches for implementing and explaining fault simulation and test generation algorithms. Extensive use of Verilog and Verilog PLI for test applications is what distinguishes this book from other test and testability books. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions. Describing many of the on-chip decompression algorithms in Verilog helps to evaluate these algorithms in terms of hardware overhead and timing, and thus feasibility of using them for System-on-Chip designs. Extensive use of testbenches and testbench development techniques is another unique feature of this book. Using PLI in developing testbenches and virtual testers provides a powerful programming tool, interfaced with hardware described in Verilog. This mixed hardware/software environment facilitates description of complex test programs and test strategies.
Acerca del autor: About the Author Dr. Zainalabedin Navabi is a professor of electrical and computer engineering at Worcester Polytechnic Institute. Dr. Navabi is the author of several textbooks and computer based trainings on VHDL, Verilog and related tools and environments. Dr. Navabi’s involvement with hardware description languages begins in 1976, when he started the development of a register-transfer level simulator for one of the very first HDLs. In 1981 he completed the development of a synthesis tool that generated MOS layout from an RTL description. Since 1981, Dr. Navabi has been involved in the design, definition and implementation of Hardware Description Languages. He has written numerous papers on the application of HDLs in simulation, synthesis and test of digital systems. He started one of the first full HDL courses at Northeastern University in 1990. Since then he has conducted many short courses and tutorials on this subject in the United States and abroad. In addition to being a professor, he is also a consultant to CAE companies. Dr. Navabi received his M.S. and Ph.D. from the University of Arizona in 1978 and 1891, and his B.S. from the University of Texas at Austin in 1975. He is a senior member of IEEE, a member of IEEE Computer Society, member of ASEE, and ACM.
"Sobre este título" puede pertenecer a otra edición de este libro.
Detalles bibliográficos
Título: Digital System Test and Testable Design: ...
Editorial: Springer
Año de publicación: 2010
Encuadernación: hardcover
Condición: Good
Edición: 2011th Edition.
Los mejores resultados en AbeBooks
Imagen de archivo
Digital System Test and Testable Design: Using Hdl Models and Architectures
Publicado por
SPRINGER NATURE, 2010
ISBN 10: 1441975470
ISBN 13: 9781441975478
Antiguo o usado
Tapa dura
Librería: Buchpark, Trebbin, Alemania
Calificación del vendedor: 5 de 5 estrellas
Condición: Sehr gut. Zustand: Sehr gut | Seiten: 435 | Sprache: Englisch | Produktart: Bücher. Nº de ref. del artículo: 8444283/12
Cantidad disponible: 2 disponibles
Imagen de archivo
Digital System Test and Testable Design: Using HDL Models and Architectures (eng)
Impresión bajo demandaLibrería: Brook Bookstore On Demand, Napoli, NA, Italia
Calificación del vendedor: 4 de 5 estrellas
Condición: new. Questo è un articolo print on demand. Nº de ref. del artículo: 60821b6a21e02b089d6d2162ba9b89d6
Cantidad disponible: Más de 20 disponibles
Imagen del vendedor
Digital System Test and Testable Design
Impresión bajo demandaLibrería: moluna, Greven, Alemania
Calificación del vendedor: 5 de 5 estrellas
Gebunden. Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. About the AuthorDr. Zainalabedin Navabi is a professor of electrical and computer engineering at Worcester Polytechnic Institute. Dr. Navabi is the author of several textbooks and computer based trainings on VHDL, Verilog and related tools and environments. Nº de ref. del artículo: 4176363
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Digital System Test and Testable Design: Using HDL Models and Architectures
Librería: Lucky's Textbooks, Dallas, TX, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: ABLIING23Mar2411530297381
Cantidad disponible: Más de 20 disponibles
Imagen del vendedor
Digital System Test and Testable Design: Using Hdl Models and Architectures
Publicado por
SPRINGER NATURE Dez 2010, 2010
ISBN 10: 1441975470
ISBN 13: 9781441975478
Nuevo
Tapa dura
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
Calificación del vendedor: 5 de 5 estrellas
Buch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book is about digital system testing and testable design. The concepts of testing and testability are treated together with digital design practices and methodologies. The book uses Verilog models and testbenches for implementing and explaining fault simulation and test generation algorithms.Extensive use of Verilog and Verilog PLI for test applications is what distinguishes this book from other test and testability books. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions. Describing many of the on-chip decompression algorithms in Verilog helps to evaluate these algorithms in terms of hardware overhead and timing, and thus feasibility of using them for System-on-Chip designs. Extensive use of testbenches and testbench development techniques is another unique feature of this book. Using PLI in developing testbenches and virtual testers provides a powerful programming tool, interfaced with hardware described in Verilog. This mixed hardware/software environment facilitates description of complex test programs and test strategies. 435 pp. Englisch. Nº de ref. del artículo: 9781441975478
Cantidad disponible: 2 disponibles
Imagen del vendedor
Digital System Test and Testable Design : Using HDL Models and Architectures
Librería: GreatBookPrices, Columbia, MD, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: 11488749-n
Cantidad disponible: 15 disponibles
Imagen del vendedor
Digital System Test and Testable Design : Using Hdl Models and Architectures
Librería: AHA-BUCH GmbH, Einbeck, Alemania
Calificación del vendedor: 5 de 5 estrellas
Buch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - This book is about digital system testing and testable design. The concepts of testing and testability are treated together with digital design practices and methodologies. The book uses Verilog models and testbenches for implementing and explaining fault simulation and test generation algorithms.Extensive use of Verilog and Verilog PLI for test applications is what distinguishes this book from other test and testability books. Verilog eliminates ambiguities in test algorithms and BIST and DFT hardware architectures, and it clearly describes the architecture of the testability hardware and its test sessions. Describing many of the on-chip decompression algorithms in Verilog helps to evaluate these algorithms in terms of hardware overhead and timing, and thus feasibility of using them for System-on-Chip designs. Extensive use of testbenches and testbench development techniques is another unique feature of this book. Using PLI in developing testbenches and virtual testers provides a powerful programming tool, interfaced with hardware described in Verilog. This mixed hardware/software environment facilitates description of complex test programs and test strategies. Nº de ref. del artículo: 9781441975478
Cantidad disponible: 2 disponibles
Imagen de archivo
Digital System Test and Testable Design: Using HDL Models and Architectures
Librería: California Books, Miami, FL, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: I-9781441975478
Cantidad disponible: Más de 20 disponibles
Imagen del vendedor
Digital System Test and Testable Design : Using HDL Models and Architectures
Librería: GreatBookPricesUK, Woodford Green, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: 11488749-n
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Digital System Test and Testable Design: Using HDL Models and Architectures
Librería: Ria Christie Collections, Uxbridge, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: New. In English. Nº de ref. del artículo: ria9781441975478_new
Cantidad disponible: Más de 20 disponibles