Digital Logic Design Using Verilog: Coding and RTL Synthesis

Taraate, Vaibbhav

ISBN 10: 9811632014 ISBN 13: 9789811632013

Editorial: Springer, 2022

Idioma: Ingl�s

Condici�n: Nuevo Encuadernaci�n de tapa blanda

Guardar para m�s tarde

Vendido por California Books, Miami, FL, Estados Unidos de America

Vendedor de AbeBooks desde 27 de octubre de 2023

Calificaci�n del vendedor: 5 de 5 estrellas

Ver los art�culos de este vendedor

Ver todos los ejemplares de este libro

Nuevos - Encuadernaci�n de tapa blanda

Condici�n: Nuevo

Precio: EUR 105,33 Convertir moneda

Gratis gastos de env�o en Estados Unidos de America Destinos, gastos y plazos de env�o

Cantidad disponible: M�s de 20 disponibles

A�adir al carrito

Guardar para m�s tarde

Descripci�n

N� de ref. del art�culo I-9789811632013

Contactar al vendedor

Denunciar este art�culo

Detalles bibliogr�ficos

T�tulo

Digital Logic Design Using Verilog: Coding and RTL Synthesis

Editor

Springer

Fecha de publicaci�n

2022

Idioma

Ingl�s

ISBN 10

9811632014

ISBN 13

9789811632013

Encuadernaci�n

Encuadernaci�n de tapa blanda

Edici�n

2� Edici�n

Estado

New

Cat�logos de vendedores

Acerca de

Sinopsis

This second edition focuses on the thought process of digital design and implementation in the context of VLSI and system design. It covers the Verilog 2001 and Verilog 2005 RTL design styles, constructs and the optimization at the RTL and synthesis level. The book also covers the logic synthesis, low power, multiple clock domain design concepts and design performance improvement techniques. The book includes 250 design examples/illustrations and 100 exercise questions. This volume can be used as a core or supplementary text in undergraduate courses on logic design and as a text for professional and vocational coursework. In addition, it will be a hands-on professional reference and a self-study aid for hobbyists.

Acerca del autor

Vaibbhav Taraate is an entrepreneur and mentor at “1 Rupee S T”. He holds B.E. (Electronics) degree from Shivaji University, Kolhapur (1995) and received a Gold Medal for standing first in all engineering branches. He completed his M.Tech. (Aerospace Control and Guidance) at the Indian Institute of Technology (IIT) Bombay, India, in 1999. He has over 18 years of experience in semi-custom ASIC and FPGA design, primarily using HDL languages such as Verilog, VHDL and SystemVerilog. He has worked with multinational corporations as a consultant, senior design engineer, and technical manager. His areas of expertise include RTL design using VHDL, RTL design using Verilog, complex FPGA-based design, low power design, synthesis and optimization, static timing analysis, system design using microprocessors, high-speed VLSI designs, and architecture design of complex SOCs.

"Sobre este t�tulo" puede pertenecer a otra edici�n de este libro.

Descripci�n de la librer�a

We have 20 years experience selling books worldwide! Friendly customer support. Your satisfaction guaranteed!

Ver la p�gina web de la librer�a

Informaci�n empresarial del vendedor

Miramar International Services LLC

Condiciones de venta y env�o

Condiciones de venta

www.californiabooks.com

Derecho a cancelaci�n

Condiciones de env�o

www.californiabooks.com

Tarifas de env�o en Estados Unidos de America

Tarifas de env�o en Estados Unidos de America
Cantidad del pedido	De 3 a 7 d�as h�biles	De 2 a 5 d�as h�biles
Primer art�culo	EUR 0.00	EUR 10.23

Los plazos de entrega los establecen los vendedores y var�an seg�n el transportista y la ubicaci�n. Los pedidos que pasan por la aduana pueden sufrir retrasos y los compradores son responsables de los aranceles o tarifas asociadas. Los vendedores pueden ponerse en contacto con usted en relaci�n con cargos adicionales para cubrir cualquier aumento en los costes de env�o de los art�culos.