This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Num Pages: 278 pages, 65 black & white illustrations, 79 colour illustrations, 12 black & white tables, biograp. BIC Classification: TJF; TJFC; UYF. Category: (P) Professional & Vocational. Dimension: 235 x 155 x 15. Weight in Grams: 433. . 2016. Softcover reprint of the original 1st ed. 2014. Paperback. . . . . Books ship from the US and Ireland.

N� de ref. del art�culo V9781493945504

Contactar al vendedor

Denunciar este art�culo

Detalles bibliogr�ficos

T�tulo: Designing 2D and 3D Network-on-Chip Architectures
Editor: Springer-Verlag New York Inc.
Fecha de publicaci�n: 2016
Idioma: Ingl�s
ISBN 10: 1493945505
ISBN 13: 9781493945504
Encuadernaci�n: Encuadernaci�n de tapa blanda
Estado: New

Acerca de

Sinopsis

This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliability. Case studies are used to illuminate new design methodologies.

De la contraportada

This book covers key concepts in the design of 2D and 3D Network-on-Chip interconnect. It highlights design challenges and discusses fundamentals of NoC technology, including architectures, algorithms and tools. Coverage focuses on topology exploration for both 2D and 3D NoCs, routing algorithms, NoC router design, NoC-based system integration, verification and testing, and NoC reliabilty. Case studies are used to illuminate new design methodologies.

� Describes essential theory, practice and state-of-the-art applications of 2D and 3D Network-on-Chip interconnect;

� Enables readers to exploit parallelism in processor architecture, with interconnect design that is efficient in terms of energy and performance;

� Covers topics not available in other books, such as NoC and distributed memory organization, dynamic memory management and abstract data type support in many-core platforms, and distributed hierarchical power management.

"Sobre este t�tulo" puede pertenecer a otra edici�n de este libro.

Descripci�n de la librer�a

We carry a comprehensive range of out of print and rare books.

Ver la p�gina web de la librer�a

Informaci�n empresarial del vendedor

Kennys Bookshops and Art Galleries Limited
Liosban Industrial Estate, Tuam Road, Galway, GY, Ireland

Condiciones de venta y env�o

Condiciones de venta

We guarantee the condition of every book as it's described on the Abebooks websites.

If you're dissatisfied with your purchase (Incorrect Book/Not as Described/Damaged) or if the order hasn't arrived, you're eligible for a refund within 30 days of the estimated delivery date.

For any queries please use the contact seller link or send an email to books@kennys.ie

Conor Kenny

Derecho a cancelaci�n

Condiciones de env�o

All books securely packaged. Some books ship from Ireland.

Tarifas de env�o en Estados Unidos de America

Tarifas de env�o en Estados Unidos de America
Cantidad del pedido	De 14 a 20 d�as h�biles	De 13 a 14 d�as h�biles
Primer art�culo	EUR 9.05	EUR 18.10

Los plazos de entrega los establecen los vendedores y var�an seg�n el transportista y la ubicaci�n. Los pedidos que pasan por la aduana pueden sufrir retrasos y los compradores son responsables de los aranceles o tarifas asociadas. Los vendedores pueden ponerse en contacto con usted en relaci�n con cargos adicionales para cubrir cualquier aumento en los costes de env�o de los art�culos.