A copy that may have been read, minimal to no highlighting/underlining of text, no missing pages. May have a remainder mark. Spine may show signs of wear. Could be a library copy.

N� de ref. del art�culo ABS-1176-1249

Contactar al vendedor

Denunciar este art�culo

Detalles bibliogr�ficos

T�tulo: Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency (Synthesis Lectures on Computer Architecture)
Editor: Springer
Encuadernaci�n: paperback
Estado: Good

Descripci�n de la librer�a

Ver la p�gina web de la librer�a

Informaci�n empresarial del vendedor

Academic Book Solutions
70-6 Peconic Avenue, Medford, NY, 11763, U.S.A.

Condiciones de venta y env�o

Condiciones de venta

We guarantee the condition of every book as it's described on the AbeBooks web sites. If you're dissatisfied with your purchase (Incorrect Book/Not as Described/Damaged) or if the order hasn't arrived, you're eligible for a refund within 30 days of the estimated delivery date. If you've changed your mind about a book that you've ordered, please use the Ask bookseller a question link to contact us and we'll respond within 2 business days. This does not affect your statutory consumer rights includ...

M�s informaci�n

Condiciones de env�o

Books are normally shipped with 2 business days. Shipping costs are based on books weighing 2.2 LB, or 1 KG. If your book order is heavy or oversized, we may contact you to let you know extra shipping is required.

M�todos de pago

A�adir una petici�n