T�tulo: Analog Layout Generation for Performance and Manufacturability (The Springer International Series in Engineering and Computer Science)
Editor: Springer
Fecha de publicaci�n: 2010
Idioma: Ingl�s
ISBN 10: 1441950834
ISBN 13: 9781441950833
Encuadernaci�n: Encuadernaci�n de tapa blanda
Estado: New

Acerca de

Sinopsis

Analog integrated circuits are very important as interfaces between the digital parts of integrated electronic systems and the outside world. A large portion of the effort involved in designing these circuits is spent in the layout phase. Whereas the physical design of digital circuits is automated to a large extent, the layout of analog circuits is still a manual, time-consuming and error-prone task. This is mainly due to the continuous nature of analog signals, which causes analog circuit performance to be very sensitive to layout parasitics. The parasitic elements associated with interconnect wires cause loading and coupling effects that degrade the frequency behaviour and the noise performance of analog circuits. Device mismatch and thermal effects put a fundamental limit on the achievable accuracy of circuits. For successful automation of analog layout, advanced place and route tools that can handle these critical parasitics are required.
In the past, automatic analog layout tools tried to optimize the layout without quantifying the performance degradation introduced by layout parasitics. Therefore, it was not guaranteed that the resulting layout met the specifications and one or more layout iterations could be needed. In Analog Layout Generation for Performance and Manufacturability, the authors propose a performance driven layout strategy to overcome this problem. In this methodology, the layout tools are driven by performance constraints, such that the final layout, with parasitic effects, still satisfies the specifications of the circuit. The performance degradation associated with an intermediate layout solution is evaluated at runtime using predetermined sensitivities. In contrast with other performance driven layout methodologies, the tools proposed in this book operate directly on the performance constraints, without an intermediate parasitic constraint generation step. This approach makes a completeand sensible trade-off between the different layout alternatives possible at runtime and therefore eliminates the possible feedback route between constraint derivation, placement and layout extraction.
Besides its influence on the performance, layout also has a profound impact on the yield and testability of an analog circuit. In Analog Layout Generation for Performance and Manufacturability, the authors outline a new criterion to quantify the detectability of a fault and combine this with a yield model to evaluate the testability of an integrated circuit layout. They then integrate this technique with their performance driven routing algorithm to produce layouts that have optimal manufacturability while still meeting their performance specifications.
Analog Layout Generation for Performance and Manufacturability will be of interest to analog engineers, researchers and students.

Rese�a del editor

Analog integrated circuits are very important as interfaces between the digital parts of integrated electronic systems and the outside world. A large portion of the effort involved in designing these circuits is spent in the layout phase. Whereas the physical design of digital circuits is automated to a large extent, the layout of analog circuits is still a manual, time-consuming and error-prone task. This is mainly due to the continuous nature of analog signals, which causes analog circuit performance to be very sensitive to layout parasitics. The parasitic elements associated with interconnect wires cause loading and coupling effects that degrade the frequency behaviour and the noise performance of analog circuits. Device mismatch and thermal effects put a fundamental limit on the achievable accuracy of circuits. For successful automation of analog layout, advanced place and route tools that can handle these critical parasitics are required.
In the past, automatic analog layout tools tried to optimize the layout without quantifying the performance degradation introduced by layout parasitics. Therefore, it was not guaranteed that the resulting layout met the specifications and one or more layout iterations could be needed. In Analog Layout Generation for Performance and Manufacturability, the authors propose a performance driven layout strategy to overcome this problem. In this methodology, the layout tools are driven by performance constraints, such that the final layout, with parasitic effects, still satisfies the specifications of the circuit. The performance degradation associated with an intermediate layout solution is evaluated at runtime using predetermined sensitivities. In contrast with other performance driven layout methodologies, the tools proposed in this book operate directly on the performance constraints, without an intermediate parasitic constraint generation step. This approach makes a complete and sensible trade-off between the different layout alternatives possible at runtime and therefore eliminates the possible feedback route between constraint derivation, placement and layout extraction.
Besides its influence on the performance, layout also has a profound impact on the yield and testability of an analog circuit. In Analog Layout Generation for Performance and Manufacturability, the authors outline a new criterion to quantify the detectability of a fault and combine this with a yield model to evaluate the testability of an integrated circuit layout. They then integrate this technique with their performance driven routing algorithm to produce layouts that have optimal manufacturability while still meeting their performance specifications.
Analog Layout Generation for Performance and Manufacturability will be of interest to analog engineers, researchers and students.

"Sobre este t�tulo" puede pertenecer a otra edici�n de este libro.

Descripci�n de la librer�a

We have 20 years experience selling books worldwide! Friendly customer support. Your satisfaction guaranteed!

Ver la p�gina web de la librer�a

Informaci�n empresarial del vendedor

Miramar International Services LLC

Condiciones de venta y env�o

Condiciones de venta

www.californiabooks.com

Derecho al desistimiento

Si es un consumidor, puede rescindir el contrato de acuerdo con lo siguiente. Por consumidor se entiende cualquier persona f�sica que act�e con fines ajenos a su actividad comercial, empresarial, oficio o profesi�n.

Informaci�n sobre el derecho de desistimiento

Derecho legal de desistimiento

Tiene derecho a rescindir este contrato en un plazo de 14 d�as sin dar ning�n motivo.

El periodo de desistimiento vencer� a los 14 d�as desde que usted, o un tercero que no sea el transportista e indicado por usted, adquiera la posesi�n f�sica del �ltimo bien o del �ltimo lote o pieza.

Para ejercer el derecho de desistimiento, complete de forma electr�nica y env�e una declaraci�n clara en nuestro sitio web, desde "Mis compras" en "Mi cuenta". Le enviaremos sin demora un acuse de recibo de dicho desistimiento a trav�s de un soporte duradero (por ejemplo, por correo electr�nico).

Para cumplir con el plazo de desistimiento, basta con que env�e su comunicaci�n relativa al ejercicio del derecho de desistimiento antes de que venza el periodo de desistimiento.

Efectos del desistimiento

Si rescinde este contrato, le reembolsaremos todos los pagos que hayamos recibido de usted, incluidos los gastos de env�o (excepto los gastos adicionales que surjan si elige un tipo de env�o que no sea el tipo de env�o est�ndar m�s econ�mico que ofrecemos).

Podemos hacer una deducci�n del reembolso por la p�rdida de valor de cualquier bien suministrado, si la p�rdida es el resultado de una manipulaci�n innecesaria por su parte.

Efectuaremos el reembolso sin demoras indebidas y, a m�s tardar, 14 d�as despu�s de que se nos informe de su decisi�n de rescindir este contrato.

Efectuaremos el reembolso utilizando el mismo medio de pago que utiliz� para la transacci�n inicial, a menos que haya acordado expresamente lo contrario; en cualquier caso, no incurrir� en ning�n cargo como resultado de dicho reembolso.

Podremos retener el reembolso hasta que hayamos recibido los bienes o hasta que nos haya presentado una prueba de que los ha devuelto, lo que ocurra primero.

Deber� devolver los bienes o entregarlos a California Books, Fort Wayne, Indiana, U.S.A., sin demoras indebidas y, en cualquier caso, en un plazo m�ximo de 14 d�as a partir del d�a en que nos comunique su desistimiento del presente contrato. El plazo se cumple si devuelve la mercanc�a antes de que venza el periodo de 14 d�as. Tendr� que asumir los gastos directos de devoluci�n de los bienes. Usted solo es responsable de la disminuci�n del valor de los bienes como resultado de una manipulaci�n distinta a la necesaria para establecer la naturaleza, las caracter�sticas y el funcionamiento de los bienes.

Excepciones al derecho de desistimiento

El derecho de desistimiento no se aplica a lo siguiente:

La entrega de peri�dicos, diarios o revistas, con la excepci�n de los contratos de suscripci�n; y
El suministro de contenido digital que no se proporcione en un soporte tangible (por ejemplo, en un CD o DVD) si, al hacer el pedido, acept� que pod�amos empezar a entregarlo y que no podr�a desistir una vez iniciada la entrega.

Condiciones de env�o

www.californiabooks.com

Tarifas de env�o en Estados Unidos de America

Tarifas de env�o en Estados Unidos de America
Cantidad del pedido	De 3 a 7 d�as h�biles	De 2 a 5 d�as h�biles
Primer art�culo	EUR 0.00	EUR 10.38

Los plazos de entrega los establecen los vendedores y var�an seg�n el transportista y la ubicaci�n. Los pedidos que pasan por la aduana pueden sufrir retrasos y los compradores son responsables de los aranceles o tarifas asociadas. Los vendedores pueden ponerse en contacto con usted en relaci�n con cargos adicionales para cubrir cualquier aumento en los costes de env�o de los art�culos.