Modern GPU Architecture — Volume 2: Acceleration, Integration, and Physical Design
A modern GPU is no longer just a graphics processor.
It is a compute engine, AI accelerator, ray-tracing machine, video processor, interconnect fabric, synchronization system, thermal design problem, and silicon product — all in one.
Volume 1 showed how the graphics pipeline becomes hardware.
Volume 2 shows how that hardware becomes a complete modern GPU.
This volume moves beyond the geometry-to-pixels pipeline and into the accelerators, system engines, performance limits, and physical-design realities that define modern GPU architecture.
If you want to understand compute dispatch, tensor cores, ray-tracing units, synchronization, memory ordering, advanced rendering, video engines, interconnects, performance counters, timing closure, packaging, and emerging accelerator design, this book connects them into one coherent system.
Inside Volume 2, you will learn:
How GPU compute architecture launches and schedules massively parallel kernels
How occupancy, registers, shared memory, warp slots, and barriers limit resident work
How tensor and matrix accelerators use tiling, systolic datapaths, mixed precision, and sparsity
How ray-tracing hardware performs BVH traversal, primitive testing, ray scheduling, and shader integration
How barriers, fences, atomics, cache coherence, and memory ordering preserve correctness
How mesh shaders, VRS, deferred rendering, display engines, video engines, and interconnects fit into the larger GPU
How counters, roofline limits, workload signatures, power, and thermals shape performance
How floorplanning, synthesis, timing closure, place-and-route, DFT, packaging, and chiplet integration turn architecture into silicon
Where GPU architecture is heading as AI accelerators, new memory systems, and post-Moore scaling reshape the field
This book is for readers who want the layer beneath the marketing terms.
Not just “tensor cores are fast,” but how matrix acceleration changes datapaths, precision, memory layout, and scheduling.
Not just “ray tracing uses RT cores,” but how traversal, primitive intersections, coherence, sorting, and shader handoff fit into hardware.
Not just “GPUs are massively parallel,” but how synchronization, resource allocation, interconnect congestion, and thermal limits decide whether that parallelism survives.
This book is for you if you are:
A hardware or computer-engineering student moving beyond CPU architecture
An FPGA, RTL, or ASIC learner studying GPU-like design
A graphics programmer who wants to understand the silicon behind modern rendering
A CUDA, HPC, or AI performance reader who wants the hardware layer below kernels and libraries
An early-career engineer who wants a map of how GPU blocks connect, scale, and become manufacturable
Most books explain one slice of the GPU.
This volume connects the slices.
Compute, tensor acceleration, ray tracing, synchronization, rendering, video, interconnect, performance, physical design, and future accelerator trends are treated as parts of one machine — not isolated buzzwords.
If Volume 1 is the graphics pipeline foundation, Volume 2 is the complete systems view.
Read it to understand how acceleration, integration, and physical design turn modern GPU architecture into real silicon.
"Sinopsis" puede pertenecer a otra edición de este libro.
Librería: California Books, Miami, FL, Estados Unidos de America
Condición: New. Print on Demand. Nº de ref. del artículo: I-9798182395540
Cantidad disponible: Más de 20 disponibles
Librería: Grand Eagle Retail, Bensenville, IL, Estados Unidos de America
Paperback. Condición: new. Paperback. Modern GPU Architecture - Volume 2: Acceleration, Integration, and Physical DesignA modern GPU is no longer just a graphics processor.It is a compute engine, AI accelerator, ray-tracing machine, video processor, interconnect fabric, synchronization system, thermal design problem, and silicon product - all in one.Volume 1 showed how the graphics pipeline becomes hardware.Volume 2 shows how that hardware becomes a complete modern GPU.This volume moves beyond the geometry-to-pixels pipeline and into the accelerators, system engines, performance limits, and physical-design realities that define modern GPU architecture.If you want to understand compute dispatch, tensor cores, ray-tracing units, synchronization, memory ordering, advanced rendering, video engines, interconnects, performance counters, timing closure, packaging, and emerging accelerator design, this book connects them into one coherent system.Inside Volume 2, you will learn: How GPU compute architecture launches and schedules massively parallel kernelsHow occupancy, registers, shared memory, warp slots, and barriers limit resident workHow tensor and matrix accelerators use tiling, systolic datapaths, mixed precision, and sparsityHow ray-tracing hardware performs BVH traversal, primitive testing, ray scheduling, and shader integrationHow barriers, fences, atomics, cache coherence, and memory ordering preserve correctnessHow mesh shaders, VRS, deferred rendering, display engines, video engines, and interconnects fit into the larger GPUHow counters, roofline limits, workload signatures, power, and thermals shape performanceHow floorplanning, synthesis, timing closure, place-and-route, DFT, packaging, and chiplet integration turn architecture into siliconWhere GPU architecture is heading as AI accelerators, new memory systems, and post-Moore scaling reshape the fieldThis book is for readers who want the layer beneath the marketing terms.Not just "tensor cores are fast," but how matrix acceleration changes datapaths, precision, memory layout, and scheduling.Not just "ray tracing uses RT cores," but how traversal, primitive intersections, coherence, sorting, and shader handoff fit into hardware.Not just "GPUs are massively parallel," but how synchronization, resource allocation, interconnect congestion, and thermal limits decide whether that parallelism survives.This book is for you if you are: A hardware or computer-engineering student moving beyond CPU architectureAn FPGA, RTL, or ASIC learner studying GPU-like designA graphics programmer who wants to understand the silicon behind modern renderingA CUDA, HPC, or AI performance reader who wants the hardware layer below kernels and librariesAn early-career engineer who wants a map of how GPU blocks connect, scale, and become manufacturableMost books explain one slice of the GPU.This volume connects the slices.Compute, tensor acceleration, ray tracing, synchronization, rendering, video, interconnect, performance, physical design, and future accelerator trends are treated as parts of one machine - not isolated buzzwords.If Volume 1 is the graphics pipeline foundation, Volume 2 is the complete systems view.Read it to understand how acceleration, integration, and physical design turn modern GPU architecture into real silicon. This item is printed on demand. Shipping may be from multiple locations in the US or from the UK, depending on stock availability. Nº de ref. del artículo: 9798182395540
Cantidad disponible: 1 disponibles
Librería: PBShop.store US, Wood Dale, IL, Estados Unidos de America
PAP. Condición: New. New Book. Shipped from UK. Established seller since 2000. Nº de ref. del artículo: L2-9798182395540
Cantidad disponible: Más de 20 disponibles
Librería: PBShop.store UK, Fairford, GLOS, Reino Unido
PAP. Condición: New. New Book. Shipped from UK. Established seller since 2000. Nº de ref. del artículo: L2-9798182395540
Cantidad disponible: Más de 20 disponibles
Librería: CitiRetail, Stevenage, Reino Unido
Paperback. Condición: new. Paperback. Modern GPU Architecture - Volume 2: Acceleration, Integration, and Physical DesignA modern GPU is no longer just a graphics processor.It is a compute engine, AI accelerator, ray-tracing machine, video processor, interconnect fabric, synchronization system, thermal design problem, and silicon product - all in one.Volume 1 showed how the graphics pipeline becomes hardware.Volume 2 shows how that hardware becomes a complete modern GPU.This volume moves beyond the geometry-to-pixels pipeline and into the accelerators, system engines, performance limits, and physical-design realities that define modern GPU architecture.If you want to understand compute dispatch, tensor cores, ray-tracing units, synchronization, memory ordering, advanced rendering, video engines, interconnects, performance counters, timing closure, packaging, and emerging accelerator design, this book connects them into one coherent system.Inside Volume 2, you will learn: How GPU compute architecture launches and schedules massively parallel kernelsHow occupancy, registers, shared memory, warp slots, and barriers limit resident workHow tensor and matrix accelerators use tiling, systolic datapaths, mixed precision, and sparsityHow ray-tracing hardware performs BVH traversal, primitive testing, ray scheduling, and shader integrationHow barriers, fences, atomics, cache coherence, and memory ordering preserve correctnessHow mesh shaders, VRS, deferred rendering, display engines, video engines, and interconnects fit into the larger GPUHow counters, roofline limits, workload signatures, power, and thermals shape performanceHow floorplanning, synthesis, timing closure, place-and-route, DFT, packaging, and chiplet integration turn architecture into siliconWhere GPU architecture is heading as AI accelerators, new memory systems, and post-Moore scaling reshape the fieldThis book is for readers who want the layer beneath the marketing terms.Not just "tensor cores are fast," but how matrix acceleration changes datapaths, precision, memory layout, and scheduling.Not just "ray tracing uses RT cores," but how traversal, primitive intersections, coherence, sorting, and shader handoff fit into hardware.Not just "GPUs are massively parallel," but how synchronization, resource allocation, interconnect congestion, and thermal limits decide whether that parallelism survives.This book is for you if you are: A hardware or computer-engineering student moving beyond CPU architectureAn FPGA, RTL, or ASIC learner studying GPU-like designA graphics programmer who wants to understand the silicon behind modern renderingA CUDA, HPC, or AI performance reader who wants the hardware layer below kernels and librariesAn early-career engineer who wants a map of how GPU blocks connect, scale, and become manufacturableMost books explain one slice of the GPU.This volume connects the slices.Compute, tensor acceleration, ray tracing, synchronization, rendering, video, interconnect, performance, physical design, and future accelerator trends are treated as parts of one machine - not isolated buzzwords.If Volume 1 is the graphics pipeline foundation, Volume 2 is the complete systems view.Read it to understand how acceleration, integration, and physical design turn modern GPU architecture into real silicon. This item is printed on demand. Shipping may be from our UK warehouse or from our Australian or US warehouses, depending on stock availability. Nº de ref. del artículo: 9798182395540
Cantidad disponible: 1 disponibles
Librería: AHA-BUCH GmbH, Einbeck, Alemania
Taschenbuch. Condición: Neu. Neuware. Nº de ref. del artículo: 9798182395540
Cantidad disponible: 2 disponibles