EUR 16,00 gastos de envío desde China a Estados Unidos de America
Destinos, gastos y plazos de envíoLibrería: liu xing, Nanjing, JS, China
paperback. Condición: New. Paperback. Pub Date: 2005 Pages: 710 Language: Chinese in Publisher: Electronic Industry Press book explained by a large number of complete instances the use VerilogHDL VLSI design structured modeling method. key steps and design verification method and other useful content. The book is divided into 11 chapters. covering modeling. structural balance. functional verification. fault simulation. and logic synthesis. and other key issues. as well as after the comprehensive design validation. timi. Nº de ref. del artículo: CB022334
Cantidad disponible: 1 disponibles
Librería: dsmbooks, Liverpool, Reino Unido
paperback. Condición: New. New. book. Nº de ref. del artículo: D8S0-3-M-7505399179-6
Cantidad disponible: 1 disponibles