There is continuous research to exploit the improved speed of scaled CMOS technologies in realizing high-speed analog-to-digital converters and SAR ADCs are one of the candidates which can significantly benefit from this technology scaling. Remarkable improvements have been recently reported on single-channel time-interleaved charge-based SAR ADCs to achieve sampling rates in the range of GS/s with excellent power effeciency but the challenge of driving a large sampling capacitor with high accuracy in a short sampling window is often not addressed. In this work, a high-speed current-mode DAC is replacing the commonly used charge-mode SC-DAC which alleviates the problem of driving a large input sampling capacitor in a short time. The proposed current-mode SAR ADC also uses a Gm stage which converts the input voltage to a current which is then processed in a current-based binary search algorithm SAR loop. In comparison to the conventional SC-SAR ADC structures, the sampling capacitor size is smaller than the total capacitance of the comparable SC-SAR ADCs. Moreover, low-impedance DAC-reference voltages which are essential for SC-DAC are removed by using this approach.
"Sinopsis" puede pertenecer a otra edición de este libro.
There is continuous research to exploit the improved speed of scaled CMOS technologies in realizing high-speed analog-to-digital converters and SAR ADCs are one of the candidates which can significantly benefit from this technology scaling. Remarkable improvements have been recently reported on single-channel time-interleaved charge-based SAR ADCs to achieve sampling rates in the range of GS/s with excellent power effeciency but the challenge of driving a large sampling capacitor with high accuracy in a short sampling window is often not addressed. In this work, a high-speed current-mode DAC is replacing the commonly used charge-mode SC-DAC which alleviates the problem of driving a large input sampling capacitor in a short time. The proposed current-mode SAR ADC also uses a Gm stage which converts the input voltage to a current which is then processed in a current-based binary search algorithm SAR loop. In comparison to the conventional SC-SAR ADC structures, the sampling capacitor size is smaller than the total capacitance of the comparable SC-SAR ADCs. Moreover, low-impedance DAC-reference voltages which are essential for SC-DAC are removed by using this approach.
"Sobre este título" puede pertenecer a otra edición de este libro.
EUR 23,00 gastos de envío desde Alemania a Estados Unidos de America
Destinos, gastos y plazos de envíoLibrería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -There is continuous research to exploit the improved speed of scaled CMOS technologies in realizing high-speed analog-to-digital converters and SAR ADCs are one of the candidates which can significantly benefit from this technology scaling. Remarkable improvements have been recently reported on single-channel time-interleaved charge-based SAR ADCs to achieve sampling rates in the range of GS/s with excellent power effeciency but the challenge of driving a large sampling capacitor with high accuracy in a short sampling window is often not addressed. In this work, a high-speed current-mode DAC is replacing the commonly used charge-mode SC-DAC which alleviates the problem of driving a large input sampling capacitor in a short time. The proposed current-mode SAR ADC also uses a Gm stage which converts the input voltage to a current which is then processed in a current-based binary search algorithm SAR loop. In comparison to the conventional SC-SAR ADC structures, the sampling capacitor size is smaller than the total capacitance of the comparable SC-SAR ADCs. Moreover, low-impedance DAC-reference voltages which are essential for SC-DAC are removed by using this approach. 132 pp. Englisch. Nº de ref. del artículo: 9786139928019
Cantidad disponible: 2 disponibles
Librería: moluna, Greven, Alemania
Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Elkafrawy AbdelrahmanDr.-Ing. Elkafrawy received his Ph.D. degree in mixed signal IC design from Institute of Microelectronics, University of Ulm, Germany, in 2016. His field of interests include mixed-mode amplifiers, LDOs, CLK buff. Nº de ref. del artículo: 385877710
Cantidad disponible: Más de 20 disponibles
Librería: Revaluation Books, Exeter, Reino Unido
Paperback. Condición: Brand New. 132 pages. 8.66x5.91x0.30 inches. In Stock. Nº de ref. del artículo: zk613992801X
Cantidad disponible: 1 disponibles
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
Taschenbuch. Condición: Neu. Neuware -There is continuous research to exploit the improved speed of scaled CMOS technologies in realizing high-speed analog-to-digital converters and SAR ADCs are one of the candidates which can significantly benefit from this technology scaling. Remarkable improvements have been recently reported on single-channel time-interleaved charge-based SAR ADCs to achieve sampling rates in the range of GS/s with excellent power effeciency but the challenge of driving a large sampling capacitor with high accuracy in a short sampling window is often not addressed. In this work, a high-speed current-mode DAC is replacing the commonly used charge-mode SC-DAC which alleviates the problem of driving a large input sampling capacitor in a short time. The proposed current-mode SAR ADC also uses a Gm stage which converts the input voltage to a current which is then processed in a current-based binary search algorithm SAR loop. In comparison to the conventional SC-SAR ADC structures, the sampling capacitor size is smaller than the total capacitance of the comparable SC-SAR ADCs. Moreover, low-impedance DAC-reference voltages which are essential for SC-DAC are removed by using this approach.Books on Demand GmbH, Überseering 33, 22297 Hamburg 132 pp. Englisch. Nº de ref. del artículo: 9786139928019
Cantidad disponible: 2 disponibles
Librería: AHA-BUCH GmbH, Einbeck, Alemania
Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - There is continuous research to exploit the improved speed of scaled CMOS technologies in realizing high-speed analog-to-digital converters and SAR ADCs are one of the candidates which can significantly benefit from this technology scaling. Remarkable improvements have been recently reported on single-channel time-interleaved charge-based SAR ADCs to achieve sampling rates in the range of GS/s with excellent power effeciency but the challenge of driving a large sampling capacitor with high accuracy in a short sampling window is often not addressed. In this work, a high-speed current-mode DAC is replacing the commonly used charge-mode SC-DAC which alleviates the problem of driving a large input sampling capacitor in a short time. The proposed current-mode SAR ADC also uses a Gm stage which converts the input voltage to a current which is then processed in a current-based binary search algorithm SAR loop. In comparison to the conventional SC-SAR ADC structures, the sampling capacitor size is smaller than the total capacitance of the comparable SC-SAR ADCs. Moreover, low-impedance DAC-reference voltages which are essential for SC-DAC are removed by using this approach. Nº de ref. del artículo: 9786139928019
Cantidad disponible: 1 disponibles