Artículos relacionados a ASIC Implementation of Pezaris Multiplier in DIT FFT...

ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures - Tapa blanda

Karunamurthi, Saranya; Bojan, Vinoth Kumar; Ramachandran, Baby Janagam

 
9786139900619: ASIC Implementation of Pezaris Multiplier in DIT FFT Architectures

Sinopsis

Multipliers with large bit lengths have a major impact on the performance of digital circuits in many applications like cryptography, digital signal processing and image processing. The performances of many computational problems are often dominated by the speed at which a multiplication operation can be executed. This book gives a brief overview of various multipliers such as Baugh Wooley, Pezaris, Array, Booth, Vedic multipliers and Compressor based multipliers. The main objective is to compare various types of multiplier in terms of power consumption, area and delay. These signed multiplication concepts are implemented in Verilog HDL and implemented in Cadence RTL Compiler with 180nm technology.

"Sinopsis" puede pertenecer a otra edición de este libro.

Reseña del editor

Multipliers with large bit lengths have a major impact on the performance of digital circuits in many applications like cryptography, digital signal processing and image processing. The performances of many computational problems are often dominated by the speed at which a multiplication operation can be executed. This book gives a brief overview of various multipliers such as Baugh Wooley, Pezaris, Array, Booth, Vedic multipliers and Compressor based multipliers. The main objective is to compare various types of multiplier in terms of power consumption, area and delay. These signed multiplication concepts are implemented in Verilog HDL and implemented in Cadence RTL Compiler with 180nm technology.

"Sobre este título" puede pertenecer a otra edición de este libro.