This book discusses the timing and signal integrity issues with VLSI interconnects in sub-nanometer designs. Starting with the basics of interconnect equivalent circuit model it describes the RLC equivalent models of interconnects, their extraction methodologies, and circuit simulation for timing and signal integrity analysis. With enormous analysis results for different technology nodes the importance of on-chip inductive effects has been discussed. The sample simulation model along with the SPICE netlist for timing and signal integrity analysis has been provided in the appendix. The book will be useful to the teachers, students, and researchers who are involved in modeling and analyzing the interconnects in future generation VLSI technology nodes. The book comprises four chapters and one appendix.
"Sinopsis" puede pertenecer a otra edición de este libro.
This book discusses the timing and signal integrity issues with VLSI interconnects in sub-nanometer designs. Starting with the basics of interconnect equivalent circuit model it describes the RLC equivalent models of interconnects, their extraction methodologies, and circuit simulation for timing and signal integrity analysis. With enormous analysis results for different technology nodes the importance of on-chip inductive effects has been discussed. The sample simulation model along with the SPICE netlist for timing and signal integrity analysis has been provided in the appendix. The book will be useful to the teachers, students, and researchers who are involved in modeling and analyzing the interconnects in future generation VLSI technology nodes. The book comprises four chapters and one appendix.
Debaprasad Das is Assistant Professor, Department of Electronics and Communication Engineering, Meghnad Saha Institute of Technology, Kolkata, India. He was a Senior Engineer at the ASIC product development centre, Texas Instruments, Bangalore, India. He has published many national and international papers in various conferences and journals.
"Sobre este título" puede pertenecer a otra edición de este libro.
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book discusses the timing and signal integrity issues with VLSI interconnects in sub-nanometer designs. Starting with the basics of interconnect equivalent circuit model it describes the RLC equivalent models of interconnects, their extraction methodologies, and circuit simulation for timing and signal integrity analysis. With enormous analysis results for different technology nodes the importance of on-chip inductive effects has been discussed. The sample simulation model along with the SPICE netlist for timing and signal integrity analysis has been provided in the appendix. The book will be useful to the teachers, students, and researchers who are involved in modeling and analyzing the interconnects in future generation VLSI technology nodes. The book comprises four chapters and one appendix. 84 pp. Englisch. Nº de ref. del artículo: 9783846552438
Cantidad disponible: 2 disponibles
Librería: Books Puddle, New York, NY, Estados Unidos de America
Condición: New. Nº de ref. del artículo: 26360302802
Cantidad disponible: 4 disponibles
Librería: Majestic Books, Hounslow, Reino Unido
Condición: New. Print on Demand. Nº de ref. del artículo: 353269517
Cantidad disponible: 4 disponibles
Librería: moluna, Greven, Alemania
Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Das DebaprasadDebaprasad Das is Assistant Professor, Department of Electronics and Communication Engineering, Meghnad Saha Institute of Technology, Kolkata, India. He was a Senior Engineer at the ASIC product development centre, Texa. Nº de ref. del artículo: 5498556
Cantidad disponible: Más de 20 disponibles
Librería: Biblios, Frankfurt am main, HESSE, Alemania
Condición: New. PRINT ON DEMAND. Nº de ref. del artículo: 18360302808
Cantidad disponible: 4 disponibles
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
Taschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book discusses the timing and signal integrity issues with VLSI interconnects in sub-nanometer designs. Starting with the basics of interconnect equivalent circuit model it describes the RLC equivalent models of interconnects, their extraction methodologies, and circuit simulation for timing and signal integrity analysis. With enormous analysis results for different technology nodes the importance of on-chip inductive effects has been discussed. The sample simulation model along with the SPICE netlist for timing and signal integrity analysis has been provided in the appendix. The book will be useful to the teachers, students, and researchers who are involved in modeling and analyzing the interconnects in future generation VLSI technology nodes. The book comprises four chapters and one appendix.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 84 pp. Englisch. Nº de ref. del artículo: 9783846552438
Cantidad disponible: 1 disponibles
Librería: Revaluation Books, Exeter, Reino Unido
Paperback. Condición: Brand New. 84 pages. 8.66x5.91x0.19 inches. In Stock. Nº de ref. del artículo: __3846552437
Cantidad disponible: 1 disponibles
Librería: AHA-BUCH GmbH, Einbeck, Alemania
Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book discusses the timing and signal integrity issues with VLSI interconnects in sub-nanometer designs. Starting with the basics of interconnect equivalent circuit model it describes the RLC equivalent models of interconnects, their extraction methodologies, and circuit simulation for timing and signal integrity analysis. With enormous analysis results for different technology nodes the importance of on-chip inductive effects has been discussed. The sample simulation model along with the SPICE netlist for timing and signal integrity analysis has been provided in the appendix. The book will be useful to the teachers, students, and researchers who are involved in modeling and analyzing the interconnects in future generation VLSI technology nodes. The book comprises four chapters and one appendix. Nº de ref. del artículo: 9783846552438
Cantidad disponible: 1 disponibles
Librería: preigu, Osnabrück, Alemania
Taschenbuch. Condición: Neu. Timing and Signal Integrity Issues with VLSI Interconnects | In sub-nanometer designs | Debaprasad Das | Taschenbuch | 84 S. | Englisch | 2011 | LAP LAMBERT Academic Publishing | EAN 9783846552438 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. Nº de ref. del artículo: 106721905
Cantidad disponible: 5 disponibles
Librería: Revaluation Books, Exeter, Reino Unido
Paperback. Condición: Brand New. 84 pages. 8.66x5.91x0.19 inches. In Stock. Nº de ref. del artículo: 3846552437
Cantidad disponible: 1 disponibles