Artículos relacionados a PVT Variation Aware Low Power Vedic Multiplier Design...

PVT Variation Aware Low Power Vedic Multiplier Design For DSPs on FPGA: Process Voltage Temperature Variation Using IO Standards on FPGA - Tapa blanda

Goswami, Kavita; Pandey, Bishwajeet

 
9783659629358: PVT Variation Aware Low Power Vedic Multiplier Design For DSPs on FPGA: Process Voltage Temperature Variation Using IO Standards on FPGA
Tapa blanda
ISBN 10: 3659629359 ISBN 13: 9783659629358
Editorial: LAP LAMBERT Academic Publishing, 2014

Sinopsis

As the communication and signal processing industries are proliferating the demand for the multipliers is continuously increasing at a rapid rate. For researchers, to develop high speed and power efficient multiplier has been a grave matter of concern. Reduction in the power consumption and delay of a multiplier circuitry is expected to cause a revolution in the field of electronics and communication.The performance of system is generally determined by the performance of the multiplier because the multiplier is generally the slowest element in the system. Hence, optimizing the speed and power consumption of the multiplier is a major design issue. There is need of development of high speed and low power multiplier for digital signal processing algorithms. From the previous research, it has been concluded that Vedic multiplier are more efficient than conventional multiplier. In this work, low power Vedic multiplier has been proposed.

"Sinopsis" puede pertenecer a otra edición de este libro.

Reseña del editor

As the communication and signal processing industries are proliferating the demand for the multipliers is continuously increasing at a rapid rate. For researchers, to develop high speed and power efficient multiplier has been a grave matter of concern. Reduction in the power consumption and delay of a multiplier circuitry is expected to cause a revolution in the field of electronics and communication.The performance of system is generally determined by the performance of the multiplier because the multiplier is generally the slowest element in the system. Hence, optimizing the speed and power consumption of the multiplier is a major design issue. There is need of development of high speed and low power multiplier for digital signal processing algorithms. From the previous research, it has been concluded that Vedic multiplier are more efficient than conventional multiplier. In this work, low power Vedic multiplier has been proposed.

Biografía del autor

Kavita Goswami has authored and co-authored many papers in international IEEE conference & Scopus Index Journal in area of low power VLSI design. She has received B.Tech. in ECE from Kurukshetra University. Currently she is pursuing ME in ECE from Chitkara University. She has 2+ year experience in teaching of digital and analog IC design and FPGA.

"Sobre este título" puede pertenecer a otra edición de este libro.

Editorial
LAP LAMBERT Academic Publishing
Año de publicación
2014
Idioma
Inglés
ISBN 10 
3659629359
ISBN 13 
9783659629358
Encuadernación
Tapa blanda
Número de páginas
104
Contacto del fabricante
no disponible
Persona responsable
no disponible