Artículos relacionados a Energy Efficient VLSI Design and Implementation on...
Energy Efficient VLSI Design and Implementation on 28nm FPGA: FPGA Based Energy Efficient Register, Memory and ALU Design - Tapa blanda
Sinopsis
In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work, we applied 3 clock gating techniques (Latch Free, Latch Based, Flip-Flop Based) on 3 ALU(Synchronous, Asynchronous and Global Reset) to find the most energy efficient techniques out of 6 combination under consideration. Then, we try to get the benefit of 28nm technology in term of energy efficiency, which delivers twice the gate density of the 40nm process and also features a BRAM cell size shrink of 50 percent. Finally, we search for the most energy efficient IO Standard for latch free clock gated global reset ALU to design the most energy efficient ALU possible.
"Sinopsis" puede pertenecer a otra edición de este libro.
Reseña del editor
In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work, we applied 3 clock gating techniques (Latch Free, Latch Based, Flip-Flop Based) on 3 ALU(Synchronous, Asynchronous and Global Reset) to find the most energy efficient techniques out of 6 combination under consideration. Then, we try to get the benefit of 28nm technology in term of energy efficiency, which delivers twice the gate density of the 40nm process and also features a BRAM cell size shrink of 50 percent. Finally, we search for the most energy efficient IO Standard for latch free clock gated global reset ALU to design the most energy efficient ALU possible.
Biografía del autor
Mr. Bishwajeet Pandey is Pursuing PhD from South Asian University(SAU), New Delhi. He has received the M.Tech(VLSI) from IIITM, Gwalior. He is receiving Fellowship from UGC and has received fellowship from MHRD. Dr. Manisha Pattanaik is an Associate Professor in Indian Institute of Information Technology and Management(IIITM), Gwalior since 2007.
"Sobre este título" puede pertenecer a otra edición de este libro.
Comprar nuevo
Ver este artículo
EUR 64,90
EUR 11,00 gastos de envío desde Alemania a España
Destinos, gastos y plazos de envíoResultados de la búsqueda para Energy Efficient VLSI Design and Implementation on...
Imagen del vendedor
Energy Efficient VLSI Design and Implementation on 28nm FPGA
Publicado por
LAP LAMBERT Academic Publishing Okt 2013, 2013
ISBN 10: 3659477591
ISBN 13: 9783659477591
Nuevo
Taschenbuch
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
Calificación del vendedor: 5 de 5 estrellas
Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work, we applied 3 clock gating techniques (Latch Free, Latch Based, Flip-Flop Based) on 3 ALU(Synchronous, Asynchronous and Global Reset) to find the most energy efficient techniques out of 6 combination under consideration. Then, we try to get the benefit of 28nm technology in term of energy efficiency, which delivers twice the gate density of the 40nm process and also features a BRAM cell size shrink of 50 percent. Finally, we search for the most energy efficient IO Standard for latch free clock gated global reset ALU to design the most energy efficient ALU possible. 172 pp. Englisch. Nº de ref. del artículo: 9783659477591
Cantidad disponible: 2 disponibles
Imagen del vendedor
Energy Efficient VLSI Design and Implementation on 28nm FPGA
Publicado por
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659477591
ISBN 13: 9783659477591
Nuevo
Tapa blanda
Librería: moluna, Greven, Alemania
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Pandey BishwajeetMr. Bishwajeet Pandey is Pursuing PhD from South Asian University(SAU), New Delhi. He has received the M.Tech(VLSI) from IIITM, Gwalior. He is receiving Fellowship from UGC and has received fellowship from MHRD. Dr. . Nº de ref. del artículo: 5158494
Cantidad disponible: Más de 20 disponibles
Imagen del vendedor
Energy Efficient VLSI Design and Implementation on 28nm FPGA : FPGA Based Energy Efficient Register, Memory and ALU Design
Publicado por
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659477591
ISBN 13: 9783659477591
Nuevo
Taschenbuch
Librería: AHA-BUCH GmbH, Einbeck, Alemania
Calificación del vendedor: 5 de 5 estrellas
Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work, we applied 3 clock gating techniques (Latch Free, Latch Based, Flip-Flop Based) on 3 ALU(Synchronous, Asynchronous and Global Reset) to find the most energy efficient techniques out of 6 combination under consideration. Then, we try to get the benefit of 28nm technology in term of energy efficiency, which delivers twice the gate density of the 40nm process and also features a BRAM cell size shrink of 50 percent. Finally, we search for the most energy efficient IO Standard for latch free clock gated global reset ALU to design the most energy efficient ALU possible. Nº de ref. del artículo: 9783659477591
Cantidad disponible: 1 disponibles
Imagen del vendedor
Energy Efficient VLSI Design and Implementation on 28nm FPGA
Publicado por
LAP LAMBERT Academic Publishing Okt 2013, 2013
ISBN 10: 3659477591
ISBN 13: 9783659477591
Nuevo
Taschenbuch
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
Calificación del vendedor: 5 de 5 estrellas
Taschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -In the era of High Performance Energy Efficient Computing (HPEEC), the focus of research is again shifting for Eco-friendly design. Eco-Friendly design is a environment friendly design which has achieved energy efficiency in signicant amount. In this work, we applied 3 clock gating techniques (Latch Free, Latch Based, Flip-Flop Based) on 3 ALU(Synchronous, Asynchronous and Global Reset) to find the most energy efficient techniques out of 6 combination under consideration. Then, we try to get the benefit of 28nm technology in term of energy efficiency, which delivers twice the gate density of the 40nm process and also features a BRAM cell size shrink of 50 percent. Finally, we search for the most energy efficient IO Standard for latch free clock gated global reset ALU to design the most energy efficient ALU possible.Books on Demand GmbH, Überseering 33, 22297 Hamburg 172 pp. Englisch. Nº de ref. del artículo: 9783659477591
Cantidad disponible: 1 disponibles
Imagen de archivo
Energy Efficient VLSI Design and Implementation on 28nm FPGA: FPGA Based Energy Efficient Register, Memory and ALU Design
Publicado por
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659477591
ISBN 13: 9783659477591
Antiguo o usado
Paperback
Librería: Mispah books, Redhill, SURRE, Reino Unido
Calificación del vendedor: 4 de 5 estrellas
Paperback. Condición: Like New. Like New. book. Nº de ref. del artículo: ERICA77536594775916
Cantidad disponible: 1 disponibles