Artículos relacionados a Formal Verification of Floating-Point Hardware Design:...
Sinopsis
This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification of Floating-Point Hardware Design, Second Edition advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies. The theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations.
As a basis for the formal verification of such implementations, high-level specifications of the basic arithmetic instructions of several major industry-standard floating-point architectures are presented, including all details pertaining to the handling of exceptional conditions. The methodology is illustrated in the comprehensive verification of a variety of state-of-the-art commercial floating-point designs developed by Arm Holdings.
This revised edition reflects the evolving microarchitectures and increasing sophistication of Arm processors, and the variation in the design goals of execution speed, hardware area requirements, and power consumption. Many new results have been added to Parts I-III (Register-Transfer Logic, Floating-Point Arithmetic, and Implementation of Elementary Operations), extending the theory and describing new techniques. These were derived as required in the verification of the new RTL designs described in Part V."Sinopsis" puede pertenecer a otra edición de este libro.
Acerca del autor
David M. Russinoff is Senior Principal Engineer at Arm Holdings. He holds a bachelor's degree from the Massachusetts Institute of Technology and a doctorate from New York University, both in mathematics, and a master's in computer sciences from the University of Texas at Austin. He has spent twenty-five years developing mathematical methods of hardware verification, with an emphasis on interactive theorem proving, and applying them in the analysis of commercial designs, especially arithmetic circuits.
De la contraportada
This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. <i>Formal Verification of Floating-Point Hardware Design, Second Edition</i> advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies. The theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations. <p>As a basis for the formal verification of such implementations, high-level specifications of the basic arithmetic instructions of several major industry-standard floating-point architectures are presented, including all details pertaining to the handling of exceptional conditions. The methodology is illustrated in the comprehensive verification of a variety of state-of-the-art commercial floating-point designs developed by Arm Holdings.<br></p><p></p><p></p><p>This revised edition reflects the evolving microarchitectures and increasing sophistication of Arm processors, and the variation in the design goals of execution speed, hardware area requirements, and power consumption. Many new results have been added to Parts I—III (Register-Transfer Logic, Floating-Point Arithmetic, and Implementation of Elementary Operations), extending the theory and describing new techniques. These were derived as required in the verification of the new RTL designs described in Part V.</p>
"Sobre este título" puede pertenecer a otra edición de este libro.
Comprar nuevo
Ver este artículo
EUR 109,74
EUR 3,66 gastos de envío en Estados Unidos de America
Destinos, gastos y plazos de envío
Resultados de la búsqueda para Formal Verification of Floating-Point Hardware Design:...
Imagen de archivo
Formal Verification of Floating-Point Hardware Design: A Mathematical Approach
Librería: GoldBooks, Denver, CO, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: new. Nº de ref. del artículo: 21K67_43_3030871800
Cantidad disponible: 1 disponibles
Imagen de archivo
Formal Verification of Floating Point Hardware Design (eng)
Librería: Brook Bookstore, Milano, MI, Italia
Calificación del vendedor: 4 de 5 estrellas
Condición: new. Nº de ref. del artículo: 7ZDAOW3PQA
Cantidad disponible: 5 disponibles
Imagen de archivo
Russinoff:Formal Verification of Floati (eng)
Librería: Brook Bookstore On Demand, Napoli, NA, Italia
Calificación del vendedor: 5 de 5 estrellas
Condición: new. Nº de ref. del artículo: 7ZDAOW3PQA
Cantidad disponible: 5 disponibles
Imagen del vendedor
Formal Verification of Floating-point Hardware Design : A Mathematical Approach
Librería: GreatBookPrices, Columbia, MD, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: 44324719-n
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Formal Verification of Floating-Point Hardware Design (Hardcover)
Publicado por
Springer Nature Switzerland AG, Cham, 2022
ISBN 10: 3030871800
ISBN 13: 9783030871802
Nuevo
Tapa dura
Librería: Grand Eagle Retail, Bensenville, IL, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Hardcover. Condición: new. Hardcover. This is the first book to focus on the problem of ensuring the correctness of floating-point hardware designs through mathematical methods. Formal Verification of Floating-Point Hardware Design, Second Edition advances a verification methodology based on a unified theory of register-transfer logic and floating-point arithmetic that has been developed and applied to the formal verification of commercial floating-point units over the course of more than two decades, during which the author was employed by several major microprocessor design companies. The theory is extended to the analysis of several algorithms and optimization techniques that are commonly used in commercial implementations of elementary arithmetic operations. As a basis for the formal verification of such implementations, high-level specifications of the basic arithmetic instructions of several major industry-standard floating-point architectures are presented, including all details pertaining to the handling of exceptional conditions. The methodology is illustrated in the comprehensive verification of a variety of state-of-the-art commercial floating-point designs developed by Arm Holdings.This revised edition reflects the evolving microarchitectures and increasing sophistication of Arm processors, and the variation in the design goals of execution speed, hardware area requirements, and power consumption. Many new results have been added to Parts IIII (Register-Transfer Logic, Floating-Point Arithmetic, and Implementation of Elementary Operations), extending the theory and describing new techniques. These were derived as required in the verification of the new RTL designs described in Part V. Shipping may be from multiple locations in the US or from the UK, depending on stock availability. Nº de ref. del artículo: 9783030871802
Cantidad disponible: 1 disponibles
Imagen de archivo
Formal Verification of Floating-Point Hardware Design
Librería: PBShop.store UK, Fairford, GLOS, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
HRD. Condición: New. New Book. Shipped from UK. Established seller since 2000. Nº de ref. del artículo: S0-9783030871802
Gastos de envío:
EUR 6,72
De Reino Unido a Estados Unidos de America
Destinos, gastos y plazos de envío
Cantidad disponible: 5 disponibles
Imagen del vendedor
Formal Verification of Floating-point Hardware Design : A Mathematical Approach
Librería: GreatBookPricesUK, Woodford Green, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: 44324719-n
Gastos de envío:
EUR 17,17
De Reino Unido a Estados Unidos de America
Destinos, gastos y plazos de envío
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Formal Verification of Floating-Point Hardware Design: A Mathematical Approach
Librería: Ria Christie Collections, Uxbridge, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: New. In. Nº de ref. del artículo: ria9783030871802_new
Gastos de envío:
EUR 13,71
De Reino Unido a Estados Unidos de America
Destinos, gastos y plazos de envío
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Formal Verification of Floating-Point Hardware Design: A Mathematical Approach
Impresión bajo demandaLibrería: Revaluation Books, Exeter, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Hardcover. Condición: Brand New. 2nd edition. 464 pages. 9.25x6.10x1.00 inches. In Stock. This item is printed on demand. Nº de ref. del artículo: __3030871800
Gastos de envío:
EUR 14,31
De Reino Unido a Estados Unidos de America
Destinos, gastos y plazos de envío
Cantidad disponible: 2 disponibles
Imagen del vendedor
Formal Verification of Floating-point Hardware Design : A Mathematical Approach
Librería: GreatBookPrices, Columbia, MD, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: As New. Unread book in perfect condition. Nº de ref. del artículo: 44324719
Cantidad disponible: Más de 20 disponibles