Metamodeling Driven IP Reuse for System-on-a-Chip Integration and Verification - Tapa dura

Sinopsis

This cutting-edge resource offers electrical/computer engineers an in-depth understanding of metamodeling approaches for the reuse of intellectual properties (IPs) in the form of design or verification components. The book covers the essential issues associated with fast and effective integration of reusable design components into a system-on-a-chip (SoC) to achieve faster design turn-around time. Moreover, it addresses key factors related to the use of reusable verification IPs for a 'write once, use many times' verification strategy - another effective approach that can attain a faster product design cycle.

"Sinopsis" puede pertenecer a otra edición de este libro.