Excerpt from The Maspar Mp-1 as a Computer Arithmetic Laboratory
The array of four-bit processors can be used to simulate hardware implementations of the various arithmetic schemes and to make alterations easily in the algorithms being used. Alternatively arithmetic can be implemented using serial algorithms so that the main computation is spread across the processors. This allows computation to take advantage of the parallelism to reduce the time-penalty inherent in such a software system.
About the Publisher
Forgotten Books publishes hundreds of thousands of rare and classic books. Find more at www.forgottenbooks.com
This book is a reproduction of an important historical work. Forgotten Books uses state-of-the-art technology to digitally reconstruct the work, preserving the original format whilst repairing imperfections present in the aged copy. In rare cases, an imperfection in the original, such as a blemish or missing page, may be replicated in our edition. We do, however, repair the vast majority of imperfections successfully; any imperfections that remain are intentionally left to preserve the state of such historical works.
"Sinopsis" puede pertenecer a otra edición de este libro.
EUR 0,61 gastos de envío desde Estados Unidos de America a España
Destinos, gastos y plazos de envíoLibrería: PBShop.store US, Wood Dale, IL, Estados Unidos de America
PAP. Condición: New. New Book. Shipped from UK. Established seller since 2000. Nº de ref. del artículo: LX-9781527910720
Cantidad disponible: 15 disponibles
Librería: PBShop.store UK, Fairford, GLOS, Reino Unido
PAP. Condición: New. New Book. Shipped from UK. Established seller since 2000. Nº de ref. del artículo: LX-9781527910720
Cantidad disponible: 15 disponibles
Librería: Forgotten Books, London, Reino Unido
Paperback. Condición: New. Print on Demand. This book explores the use of massively parallel SIMD computer architecture for simulating various forms of computer arithmetic. The author uses a DEC/MasPar MP-1 system with 4096 processors in a square array, to demonstrate the advantages of this architecture for such simulations. The book begins with an introduction to the MasPar architecture and its features. It then summarizes some of the number representations and their corresponding arithmetic data types which have been (or, in some cases, are being) created in this laboratory. In Section 4, the author focuses on the implementation of the symmetric level-index, SLI, arithmetic and uses some of the other arithmetic systems (such as fixed-point fractional arithmetic of various wordlengths) for its internal processing. A modified algorithm for SLI arithmetic is also detailed, which is better suited to a massively parallel implementation and to an eventual VLSI hardware implementation of SLI arithmetic. Through this work, the author seeks to create a "computer arithmetic laboratory" where various arithmetic schemes and algorithms can be simulated and tested. This book will appeal to readers interested in computer architecture, computer arithmetic, and parallel computing. This book is a reproduction of an important historical work, digitally reconstructed using state-of-the-art technology to preserve the original format. In rare cases, an imperfection in the original, such as a blemish or missing page, may be replicated in the book. print-on-demand item. Nº de ref. del artículo: 9781527910720_0
Cantidad disponible: Más de 20 disponibles
Librería: moluna, Greven, Alemania
Condición: New. KlappentextrnrnExcerpt from The Maspar Mp-1 as a Computer Arithmetic LaboratoryThe array of four-bit processors can be used to simulate hardware implementations of the various arithmetic schemes and to make alterations easily in the algo. Nº de ref. del artículo: 2149099574
Cantidad disponible: Más de 20 disponibles