CMOS VLSI Layout and Verification of a SIMD Computer - Tapa blanda

Zheng, Jianqing

 
9781288910304: CMOS VLSI Layout and Verification of a SIMD Computer

Sinopsis

A CMOS VLSI layout and verification of a 3 x 3 processor parallel computer has been completed. The layout was done using the MAGIC tool and the verification using HSPICE. Suggestions for expanding the computer into a million processor network are presented. Many problems that might be encountered when implementing a massively parallel computer are discussed.

"Sinopsis" puede pertenecer a otra edición de este libro.

Reseña del editor

A CMOS VLSI layout and verification of a 3 x 3 processor parallel computer has been completed. The layout was done using the MAGIC tool and the verification using HSPICE. Suggestions for expanding the computer into a million processor network are presented. Many problems that might be encountered when implementing a massively parallel computer are discussed.

"Sobre este título" puede pertenecer a otra edición de este libro.

Otras ediciones populares con el mismo título