An invited talk recounts Intel's experience with increasing die yield through CAD algorithms, and a panel discussion examines tools for the extracting of critical areas for a yield analysis of VLSI design. Others of the 34 papers cover critical area analysis, defect sensitivity and reliability, fault tolerant architectures and arrays, yield projection and enhancement, fault tolerant and testing techniques, and self-checking and coding techniques. No subject index. Annotation copyright Book News, Inc. Portland, Or.
"Sinopsis" puede pertenecer a otra edición de este libro.
An invited talk recounts Intel's experience with increasing die yield through CAD algorithms, and a panel discussion examines tools for the extracting of critical areas for a yield analysis of VLSI design. Others of the 34 papers cover critical area analysis, defect sensitivity and reliability, fault tolerant architectures and arrays, yield projection and enhancement, fault tolerant and testing techniques, and self-checking and coding techniques. No subject index. Annotation copyright Book News, Inc. Portland, Or.
"Sobre este título" puede pertenecer a otra edición de este libro.
EUR 19,57 gastos de envío desde Australia a España
Destinos, gastos y plazos de envíoLibrería: Lost and Found Books, Healesville, VIC, Australia
hard cover. No Jacket. Illustrated in black and white. 305 pages VG. Slight shelf wear to covers, overall very good condition. Nº de ref. del artículo: 13953
Cantidad disponible: 1 disponibles