Artículos relacionados a Modeling, Verification and Exploration of Task-Level...
Modeling, Verification and Exploration of Task-Level Concurrency in Real-Time Embedded Systems - Tapa dura
Sinopsis
system is a complex object containing a significant percentage of elec A tronics that interacts with the Real World (physical environments, humans, etc. ) through sensing and actuating devices. A system is heterogeneous, i. e. , is characterized by the co-existence of a large number of components of disparate type and function (for example, programmable components such as micro processors and Digital Signal Processors (DSPs), analog components such as AID and D/A converters, sensors, transmitters and receivers). Any approach to system design today must include software concerns to be viable. In fact, it is now common knowledge that more than 70% of the development cost for complex systems such as automotive electronics and communication systems are due to software development. In addition, this percentage is increasing constantly. It has been my take for years that the so-called hardware-software co-design problem is formulated at a too low level to yield significant results in shorten ing design time to the point needed for next generation electronic devices and systems. The level of abstraction has to be raised to the Architecture-Function co-design problem, where Function refers to the operations that the system is supposed to carry out and Architecture is the set of supporting components for that functionality. The supporting components as we said above are heteroge neous and contain almost always programmable components.
"Sinopsis" puede pertenecer a otra edición de este libro.
Reseña del editor
system is a complex object containing a significant percentage of elec A tronics that interacts with the Real World (physical environments, humans, etc. ) through sensing and actuating devices. A system is heterogeneous, i. e. , is characterized by the co-existence of a large number of components of disparate type and function (for example, programmable components such as micro processors and Digital Signal Processors (DSPs), analog components such as AID and D/A converters, sensors, transmitters and receivers). Any approach to system design today must include software concerns to be viable. In fact, it is now common knowledge that more than 70% of the development cost for complex systems such as automotive electronics and communication systems are due to software development. In addition, this percentage is increasing constantly. It has been my take for years that the so-called hardware-software co-design problem is formulated at a too low level to yield significant results in shorten ing design time to the point needed for next generation electronic devices and systems. The level of abstraction has to be raised to the Architecture-Function co-design problem, where Function refers to the operations that the system is supposed to carry out and Architecture is the set of supporting components for that functionality. The supporting components as we said above are heteroge neous and contain almost always programmable components.
Reseña del editor
The combination of VLSI process technology and real-time digital signal processing (DSP) has brought a break-through in information technology. This rapid technical (r)evolution allows the integration of ever more complex systems on a single chip. However, these technology and integration advances have not been matched by an increase in design productivity, causing technology to leapfrog the design of integrated circuits (ICs). The success of these emerging `systems-on-a-chip' (SOC) can only be guaranteed by a systematic and formal design methodology, possibly automated in computer-aided design (CAD) tools, and effective re-use of existing intellectual property (IP).
In this book, a contribution is made to the modeling, timing verification and analysis, and the automatic synthesis of integrated real-time DSP systems. Existing literature in these three domains is extensively reviewed, making this book the first to give a comprehensive overview of existing techniques. The emphasis throughout the book is on the support and guaranteeing of the real-time aspect and constraints of these systems, which avoids time consuming design iterations and safeguards the ever shrinking time-to-market.
The proposed `Multi-Thread Graph' (MTG) system model features two-layers, unifying a (timed) Petri net and a control-data flow graph. Its unique interface between both models offers the best of two worlds and introduces an extra abstraction level hiding the operation-level details which are unnecessary during global system exploration. The formulated timing analysis and verification approach supports the calculation of temporal separation between different MTG entities as well as realistic performance metrics for highly concurrent systems. The synthesis methodology focuses on managing the task-level concurrency (i.e. task scheduling), as part of a proposed overall system design meta flow. It emphasizes performance and timing aspects (`timeliness'), while minimizing processor cost overhead as driven by high-level cost estimators. The approach is new in the abstraction level it employs, and in its optimal hybrid dynamic/static scheduling policy which, driven by cost estimators, selects the scheduling policy for each behavior. At the low-level, RTOS synthesis generates an application-specific scheduler for the software component.
The proposed synthesis methodology (at the task-level) is asserted to yield most optimal results when employed before the hardware/software partition is made. At this level, the distinction between these two is minimal, such that all steps in the design trajectory can be shared, thereby reducing the system cost significantly and allowing tighter satisfaction of timing/performance constraints.
From the Foreword: This book is the first comprehensive treatment of software, and more general, system, generation (synthesis) techniques based on formal models. It can be used as a very valuable reference to understand the development of the field of embedded software design, and of system design and synthesis in general. The book offers an invaluable help to researchers and practitioners of the field of embedded system design. Prof. Alberto Sangiovanni-Vincentelli, Edgar L. and Harold H. Buttner Professor of Electrical Engineering and Computer Science , University of California, Berkeley, Chief Technology Advisor, Cadence Design Systems.
"Sobre este título" puede pertenecer a otra edición de este libro.
- EditorialSpringer
- Año de publicación1999
- ISBN 10 0792377370
- ISBN 13 9780792377375
- EncuadernaciónTapa dura
- IdiomaInglés
- Número de páginas458
- Contacto del fabricanteno disponible
Comprar nuevo
Ver este artículo
EUR 168,58
EUR 4,68 gastos de envío desde Reino Unido a España
Destinos, gastos y plazos de envíoOtras ediciones populares con el mismo título
Resultados de la búsqueda para Modeling, Verification and Exploration of Task-Level...
Imagen de archivo
Modeling, Verification and Exploration of Task-Level Concurrency in Real-Time Embedded Systems
Publicado por
Kluwer Academic Publishers, 2000
ISBN 10: 0792377370
ISBN 13: 9780792377375
Antiguo o usado
Tapa dura
Librería: Anybook.com, Lincoln, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: Good. This is an ex-library book and may have the usual library/used-book markings inside.This book has hardback covers. In good all round condition. No dust jacket. Please note the Image in this listing is a stock photo and may not match the covers of the actual item,900grams, ISBN:9780792377375. Nº de ref. del artículo: 9066961
Cantidad disponible: 1 disponibles
Imagen de archivo
Modeling, Verification and Exploration of Task-Level Concurrency in Real-Time Embedded Systems
Librería: ThriftBooks-Dallas, Dallas, TX, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Hardcover. Condición: Very Good. No Jacket. May have limited writing in cover pages. Pages are unmarked. ~ ThriftBooks: Read More, Spend Less 1.79. Nº de ref. del artículo: G0792377370I4N00
Cantidad disponible: 1 disponibles
Imagen de archivo
Modeling, Verification and Exploration of Task-Level Concurrency in Real-Time Embedded Systems Thoen, Filip and Catthoor, Francky
Librería: CONTINENTAL MEDIA & BEYOND, Ocala, FL, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Hardcover. Condición: Used: Good. xlibrary copy 2000 hardcover no dj as issued withdrawn stamp in book/ on edge of pages clean crisp pages Kluwer Academic Publ. 438 pages::: K-8. Nº de ref. del artículo: 1030I1MXSXP
Cantidad disponible: 1 disponibles
Imagen de archivo
Modeling, Verification and Exploration of Task-Level Concurrency in Real-Time Embedded Systems
Librería: Ria Christie Collections, Uxbridge, Reino Unido
Calificación del vendedor: 5 de 5 estrellas
Condición: New. In. Nº de ref. del artículo: ria9780792377375_new
Cantidad disponible: Más de 20 disponibles
Imagen del vendedor
Modeling, Verification and Exploration of Task-Level Concurrency in Real-Time Embedded Systems
Librería: moluna, Greven, Alemania
Calificación del vendedor: 5 de 5 estrellas
Gebunden. Condición: New. Nº de ref. del artículo: 458442235
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Modeling, Verification and Exploration of Task-Level Concurrency in Real-Time Embedded Systems
Librería: Lucky's Textbooks, Dallas, TX, Estados Unidos de America
Calificación del vendedor: 5 de 5 estrellas
Condición: New. Nº de ref. del artículo: ABLIING23Feb2416190184727
Cantidad disponible: Más de 20 disponibles
Imagen de archivo
Modeling, Verification and Exploration of Task-Level Concurrency in Real-Time Embedded Systems
Librería: Mispah books, Redhill, SURRE, Reino Unido
Calificación del vendedor: 4 de 5 estrellas
Hardcover. Condición: Like New. Like New. book. Nº de ref. del artículo: ERICA77307923773706
Cantidad disponible: 1 disponibles