Clock Distribution Networks in VLSI Circuits and Systems - Tapa dura

Sinopsis

Improve the performance and reliability of synchronous digital integrated circuits with this anthology of key literature on the design and analysis of clock distribution networks for VLSI based computer and signal processing systems. Beginning with an extensive tutorial overview and bibliography, this all in one source offers substantive coverage of the most relevant issues related to the design of clock distribution networks for application to high performance synchronous design.
Related topics include clock skew; automated layout of clock nets; distributed buffet and interconnect delays; clock distribution design of structured custom VLSI circuits; wafer scale integration; systolic arrays; globally asynchronous, locally synchronous systems; microwave issues; low power clocking techniques; process insensitive circuits; deterministic and probabilistic delay models; system timing specifications; clock distribution networks of well known circuits and future research in clock distribution networks.
The material presented in Clock Distribution Networks in VLSI Circuits and Systems will be valuable to anyone with an interest in synchronous integrated circuits, computer design, or signal processing implementation issues.

"Sinopsis" puede pertenecer a otra edición de este libro.