Tipo de artículo
Condición
Encuadernación
Más atributos
Ubicación del vendedor
Valoración de los vendedores
Publicado por LAP LAMBERT Academic Publishing Sep 2013, 2013
ISBN 10: 365942093XISBN 13: 9783659420931
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
Libro Impresión bajo demanda
Taschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The main objective of this book is to provide new low power, low area and low power delay product solution for Very Large Scale Integration (VLSI) designers. At circuit level, Hybrid PTL/CMOS logic style gives best results over CMOS only and PTL only. A fine cost-performance ratio comparator design based on modified 1's complement principle and conditional sum adder scheme using Hybrid PTL/CMOS logic style has been proposed in this report and the proposed design has small power dissipation, low power delay product and less area over various parameter ranges. Simulations are based on BSIM 3V3 90nm CMOS technology. It shows an 8-bit comparator of the proposed architecture only needs 154 transistors. 84 pp. Englisch.
Publicado por LAP LAMBERT Academic Publishing
ISBN 10: 365942093XISBN 13: 9783659420931
Librería: AHA-BUCH GmbH, Einbeck, Alemania
Libro Impresión bajo demanda
Taschenbuch. Condición: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The main objective of this book is to provide new low power, low area and low power delay product solution for Very Large Scale Integration (VLSI) designers. At circuit level, Hybrid PTL/CMOS logic style gives best results over CMOS only and PTL only. A fine cost-performance ratio comparator design based on modified 1's complement principle and conditional sum adder scheme using Hybrid PTL/CMOS logic style has been proposed in this report and the proposed design has small power dissipation, low power delay product and less area over various parameter ranges. Simulations are based on BSIM 3V3 90nm CMOS technology. It shows an 8-bit comparator of the proposed architecture only needs 154 transistors.
Publicado por LAP LAMBERT Academic Publishing, 2013
ISBN 10: 365942093XISBN 13: 9783659420931
Librería: moluna, Greven, Alemania
Libro Impresión bajo demanda
Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Sharma GeetanjaliMs. Geetanjali Sharma received her Master s degree in VLSI Design and B.Tech degree in Electronics and Communication Engg. from Rajasthan University,India.She is currently working as an Assistant Professor with MSIT,.