Comprehensive coverage of memory test problems at chip, array and board level is provided in this book. For each of these test levels a class of fault models is introduced along with tests for these models. The author also presents algorithms of relevant fault models, together with proofs of their correctness. Special attention is given to why a fault model belongs to a particular class and why it is of interest. A software package, suitable for use on IBM PCs and compatibles,is also available which consists of a set of memory test programs and a simulation package demonstrating how the algorithms are executed and the relationship of the algorithm with the memory.
"Sobre este título" puede pertenecer a otra edición de este libro.
(Ningún ejemplar disponible)
Buscar: Crear una peticiónSi conoce el autor y el título del libro pero no lo encuentra en IberLibro, nosotros podemos buscarlo por usted e informarle por e-mail en cuanto el libro esté disponible en nuestras páginas web.
Crear una petición