9789048196432 - Design, Analysis and Test of Logic Circuits Under Uncertainty: 115 (Lecture Notes in Electrical Engineering) de Markov, Igor L.; Hayes, John P.; Krishnaswamy, Smita... (14 resultados)

XI, 123 p. 71 illus. Hardcover. Versand aus Deutschland / We dispatch from Germany via Air Mail. Einband bestoßen, daher Mängelexemplar gestempelt, sonst sehr guter Zustand. Imperfect copy due to slightly bumped cover, apart from this in very good condition. Stamped. Stamped. Lecture Notes in Electrical Engineering Bd. 115. Sprache: Englisch.

Condición: New.

Condición: New. pp. 136.

Condición: New.

Condición: Sehr gut. Zustand: Sehr gut | Sprache: Englisch | Produktart: Bücher | Logic circuits are becoming increasingly susceptible to probabilistic behavior caused by external radiation and process variation. In addition, inherently probabilistic quantum- and nano-technologies are on the horizon as we approach the limits of CMOS scaling. Ensuring the reliability of such circuits despite the probabilistic behavior is a key challenge in IC design---one that necessitates a fundamental, probabilistic reformulation of synthesis and testing techniques. This monograph will present techniques for analyzing, designing, and testing logic circuits with probabilistic behavior.

Condición: New. In.

Hardcover. Condición: Brand New. 2013 edition. 134 pages. 9.25x6.25x0.50 inches. In Stock.

Buch. Condición: Neu. Neuware -Logic circuits are becoming increasingly susceptible to probabilistic behavior caused by external radiation and process variation. In addition, inherently probabilistic quantum- and nano-technologies are on the horizon as we approach the limits of CMOS scaling. Ensuring the reliability of such circuits despite the probabilistic behavior is a key challenge in IC design---one that necessitates a fundamental, probabilistic reformulation of synthesis and testing techniques. This monograph will present techniques for analyzing, designing, and testing logic circuits with probabilistic behavior.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 136 pp. Englisch.

Buch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - Integrated circuits (ICs) increasingly exhibit uncertain characteristics due to soft errors, inherently probabilistic devices, and manufacturing variability. As device technologies scale, these effects can be detrimental to the reliability of logic circuits. To improve future semiconductor designs, this book describes methods for analyzing, designing, and testing circuits subject to probabilistic effects. The authors first develop techniques to model inherently probabilistic methods in logic circuits and to test circuits for determining their reliability after they are manufactured. Then, they study error-masking mechanisms intrinsic to digital circuits and show how to leverage them to design more reliable circuits. The book describes techniques for: Modeling and reasoning about probabilistic behavior in logic circuits, including a matrix-based reliability-analysis framework; Accurate analysis of soft-error rate (SER) based on functional-simulation, sufficiently scalable for use in gate-level optimizations; Logic synthesis for greater resilience against soft errors, which improves reliability using moderate overhead in area and performance; Test-generation and test-compaction methods aimed at probabilistic faults in logic circuits that facilitate accurate and efficient post-manufacture measurement of soft-error susceptibility.

Hardcover. Condición: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.

Condición: New. Print on Demand pp. 136 71 Illus.

Condición: New. PRINT ON DEMAND pp. 136.

Buch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Integrated circuits (ICs) increasingly exhibit uncertain characteristics due to soft errors, inherently probabilistic devices, and manufacturing variability. As device technologies scale, these effects can be detrimental to the reliability of logic circuits. To improve future semiconductor designs, this book describes methods for analyzing, designing, and testing circuits subject to probabilistic effects. The authors first develop techniques to model inherently probabilistic methods in logic circuits and to test circuits for determining their reliability after they are manufactured. Then, they study error-masking mechanisms intrinsic to digital circuits and show how to leverage them to design more reliable circuits. The book describes techniques for: Modeling and reasoning about probabilistic behavior in logic circuits, including a matrix-based reliability-analysis framework; Accurate analysis of soft-error rate (SER) based on functional-simulation, sufficiently scalable for use in gate-level optimizations; Logic synthesis for greater resilience against soft errors, which improves reliability using moderate overhead in area and performance; Test-generation and test-compaction methods aimed at probabilistic faults in logic circuits that facilitate accurate and efficient post-manufacture measurement of soft-error susceptibility. 136 pp. Englisch.

Gebunden. Condición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Presents a comprehensive overview of Logic CircuitsCombines theory with practical examplesMulti-discipline approach to the hot topic of uncertaintyLogic circuits are becoming increasingly susceptible to probabilistic behavior caus.