Librería: Ria Christie Collections, Uxbridge, Reino Unido
EUR 135,92
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. In.
Librería: California Books, Miami, FL, Estados Unidos de America
EUR 196,63
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New.
Librería: preigu, Osnabrück, Alemania
EUR 141,20
Cantidad disponible: 5 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. Integrated System-Level Modeling of Network-on-Chip enabled Multi-Processor Platforms | Tim Kogel (u. a.) | Taschenbuch | xiv | Englisch | 2010 | Springer | EAN 9789048172023 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
Idioma: Inglés
Publicado por Springer Netherlands, Springer Netherlands, 2010
ISBN 10: 9048172020 ISBN 13: 9789048172023
Librería: AHA-BUCH GmbH, Einbeck, Alemania
EUR 165,03
Cantidad disponible: 1 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. Druck auf Anfrage Neuware - Printed after ordering - We are presently observing a paradigm change in designing complex SoC as it occurs roughly every twelve years due to the exponentially increasing number of transistors on a chip. This design discontinuity, as all previous ones, is characterized by a move to a higher level of abstraction. This is required to cope with the rapidly increasing design costs. While the present paradigm change shares the move to a higher level of abstraction with all previous ones, there exists also a key difference. For the rst time shrinking geometries do not leadtoacorrespondingincreaseofperformance. InarecenttalkLisaSuofIBM pointed out that in 65nm technology only about 25% of performance increase can be attributed to scaling geometries while the lion share is due to innovative processor architecture [1]. We believe that this fact will revolutionize the entire semiconductor industry. What is the reason for the end of the traditional view of Moore's law It is instructive to look at the major drivers of the semiconductor industry: wireless communications and multimedia. Both areas are characterized by a rapidly increasingdemandofcomputationalpowerinordertoprocessthesophisticated algorithmsnecessarytooptimallyutilizethepreciousresourcebandwidth. The computational power cannot be provided by traditional processor architectures and shared bus type of interconnects. The simple reason for this fact is energy ef ciency: there exist orders of magnitude between the energy ef ciency of an algorithm implemented as a xed functionality computational element and of a software implementation on a processor.
Librería: Revaluation Books, Exeter, Reino Unido
EUR 233,07
Cantidad disponible: 2 disponibles
Añadir al carritoPaperback. Condición: Brand New. 214 pages. 9.45x6.30x0.49 inches. In Stock.
Librería: Mispah books, Redhill, SURRE, Reino Unido
EUR 240,20
Cantidad disponible: 1 disponibles
Añadir al carritoPaperback. Condición: Like New. Like New. book.
Librería: Brook Bookstore On Demand, Napoli, NA, Italia
EUR 126,26
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: new. Questo è un articolo print on demand.
Idioma: Inglés
Publicado por Springer Netherlands Nov 2010, 2010
ISBN 10: 9048172020 ISBN 13: 9789048172023
Librería: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Alemania
EUR 160,49
Cantidad disponible: 2 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Integrated System-Level Modeling of Network-on-Chip Enabled Multi-Processor Platforms first gives a comprehensive update on recent developments in the area of SoC platforms and ESL design methodologies. The main contribution is the rigorous definition of a framework for modeling at the timing approximate level of abstraction. Subsequently this book presents a set of tools for the creation and exploration of timing approximate SoC platform models. 216 pp. Englisch.
Librería: moluna, Greven, Alemania
EUR 136,16
Cantidad disponible: Más de 20 disponibles
Añadir al carritoCondición: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. General introduction to SoC platform design and ESL design methodologiesComprehensive overview of the state-of-the-art research on ESL designLatest update on SystemC Transaction Level Modeling and standardizationTransaction-level tim.
Idioma: Inglés
Publicado por Springer Netherlands, Springer Netherlands Nov 2010, 2010
ISBN 10: 9048172020 ISBN 13: 9789048172023
Librería: buchversandmimpf2000, Emtmannsberg, BAYE, Alemania
EUR 160,49
Cantidad disponible: 1 disponibles
Añadir al carritoTaschenbuch. Condición: Neu. This item is printed on demand - Print on Demand Titel. Neuware -We are presently observing a paradigm change in designing complex SoC as it occurs roughly every twelve years due to the exponentially increasing number of transistors on a chip. This design discontinuity, as all previous ones, is characterized by a move to a higher level of abstraction. This is required to cope with the rapidly increasing design costs. While the present paradigm change shares the move to a higher level of abstraction with all previous ones, there exists also a key difference. For the rst time shrinking geometries do not leadtoacorrespondingincreaseofperformance. InarecenttalkLisaSuofIBM pointed out that in 65nm technology only about 25% of performance increase can be attributed to scaling geometries while the lion share is due to innovative processor architecture [1]. We believe that this fact will revolutionize the entire semiconductor industry. What is the reason for the end of the traditional view of Moore¿s law It is instructive to look at the major drivers of the semiconductor industry: wireless communications and multimedia. Both areas are characterized by a rapidly increasingdemandofcomputationalpowerinordertoprocessthesophisticated algorithmsnecessarytooptimallyutilizethepreciousresourcebandwidth. The computational power cannot be provided by traditional processor architectures and shared bus type of interconnects. The simple reason for this fact is energy ef ciency: there exist orders of magnitude between the energy ef ciency of an algorithm implemented as a xed functionality computational element and of a software implementation on a processor.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 216 pp. Englisch.